



Instruction/Service Manual for

PRECISION COMPONENT ANALYSER

Part No. 9H6425

FARNELL INSTRUMENTS LIMITED, SANDBECK WAY, WETHERBY, WEST YORKSHIRE LS22 4DH
TELEPHONE 0937 61961 TELEX 557294 FAX 0937 66908

PART 2

WAYNE KERR Precision Component Analyser

SERVICE/MAINTENANCE MANUAL

CONTENTS

1	INTRODUCTION Page	1-1
2	SYSTEM DESCRIPTION	2-1
2.1	MICROPROCESSOR CONTROL	2-1
2.2	BASIC MEASUREMENT	2-2
2.3	MEASUREMENT SEQUENCE	2-3
2.4	OVERALL SYSTEM	2-4
2.5	DIGITAL SYSTEM	2-6
2.6	SCREEN DISPLAY CHARACTER GENERATION	2-8
2.7	ADDRESS MAPS	2-9
2.7.1	Memory Map	2-9
2.7.2	I/O Map	2-10
2.8	FREQUENCY GENERATION	2-11
2.8.1	Fixed Dividers	2-11
2.8.2	Programmable Dividers	2-11
2.8.3	Staircase Generator	2-11
2.9	SOURCE SIGNAL DERIVATION	2-12
2.9.1	AC Level Selector	2-12
2.9.2	Programmable Filter (Source)	2-12
2.9.3	Output Amplifier	2-13
2.9.4	Source Resistance Selection	2-13
2.10	BRIDGE CIRCUITS	2-14
2.10.1	Neutralizer	2-15
2.10.2	Range Selection	2-17
2.11	UNKNOWN SIGNAL PROCESSING	2-18
2.11.1	Gain Selection	2-18
2.11.2	Programmable Filter (Detector)	2-19
2.11.3	Overload Detector	2-19
2.11.4	PSD, & PSD Reference Generator	2-20
2.12	A-D CONVERSION	2-21
2.12.1	Measure Counter	2-22
2.12.2	Measure Timer	2-22
2.12.3	A-D Conversion Timing	2-23
2.13	20V BIAS UNIT	2-24
2.13.1	Programmable Voltage Source	2-25
2.13.2	Status Comparators	2-25
2.13.3	Hold Comparator	2-26

CONTENTS - Continued

2.14	POWER SUPPLIES/GROUNDING	Page 2-28
2.15	RS232C INTERFACE OPTION (SIO)	2-29
2.16	GPIB/HANDLER INTERFACE OPTION	2-30
2.17	ANALOG OUTPUT OPTION	2-31
3	DISMANTLING	3-1
4	TEST EQUIPMENT REQUIRED	4-1
5 .	SETTING-UP PROCEDURES	5-1
5.1	BATTERY REPLACEMENT	5-1
5.2	POWER UNIT	5-1
5.3	VOLTAGE TRIP SETTING	5-2
5.4	DISPLAY	5-2
5.5	BRIGHTNESS	5-3
5.6	ALIGNMENT	5-3
5.7	PIN-CUSHION ADJUSTMENT	5-3
5.8	LINEARITY & POSITION ADJUSTMENT	5-4
5.9	CHARACTER GENERATOR	5-4
5.10	RAM & KEYBOARD TESTS	5-5
5.11	EPROM TEST	5-5
5.12	TEST CONDITIONS	5-6
5.13	SIGNAL SOURCE BOARD	5-6
5.13.1	Bias Setting & Power-Up Check	5-6
5.13.2	Level Setting	5-7
5.13.3	Source Impedance	5-7
5.13.4	Frequency Response	5-7
5.13.5	Output Coupling Capacitor	5-8
5.14	BRIDGE BOARD	5-8
5.14.1	Bias Setting	5-8
5.14.2	Neutralizer Tuning	5-8
5.14.3	Range 1 Input Impedance	5-9
5.15	DETECTOR	5-9
5.15.1	Attenuators & DC Level	5-9
5.15.2	Filters	5-10
5.15.3	A-D Converter Waveform	5-10
5.15.4	Overload Detectors	5-11
	(cor	ntinued)

CONTENTS - Continued

5.16	ACCURACY TESTS Pa	ge 5-12
5.16.1	Initial Trim - O/C	5-12
5.16.2	Initial Trim - S/C	5-13
5.16.3	HF Phase (ranges 1-6)	5-13
5.16.4	Measurement Speed Correlation	5-13
5.16.5	System Linearity & Distortion	5-14
5.16.6	S/C Trim Interpolation	5-17
5.16.7	Low Impedance Accuracy (10kHz)	5-18
5.16.8	Low Impedance Accuracy (100Hz)	5-19
5.16.9	O/C Trim Interpolation	5-20
5.16.10	High Impedance Accuracy (10kHz)	5-22
5.16.11	High Impedance Accuracy (100Hz)	5-23
5.16.12	Range 8 Accuracy (High Frequency	/) 5-23
5.16.13	Range 8 Accuracy (Low Frequency)	
5.17	20V BIAS BOARD	5-25
5.17.1	Voltage Setting	5-25
5.17.2	Hold Filter	5-26
5.17.3	Hold Threshold	5-26
5.17.4	Leakage Current	5-27
5.17.5	Measurement Accuracy	5-27
5.17.6	Dielectric Storage	5-27
5.17.7	Link Status Detector	5-28
5.17.8	External Bias Supply	5-28
6	COMPONENTS LIST	6-1
6.1	CPU & TV PCB	6-1
6.2	MEMORY BOARD Mk I PCB	6-3
6.3	MEMORY BOARD Mk II PCB	6-4
6.4	KEYBOARD PCB	6-6
6.5	FRONT PANEL	6-6
6.6	KME LEAD ASSEMBLY	6-6
6.7	REAR PANEL	6-6
6.8	SYNTHESISER PCB	6-7
6.9	SIGNAL SOURCE	6-9
6.10	BRIDGE BOARD	6-12
6.11	DETECTOR PCB	6-17
	(50	ntinued)

CONTENTS - Continued

6.12	20V BIAS BOARD	Page 6-20
6.13	POWER SUPPLY PCB	6-23
6.14	MOTHER BOARD PCB	6-24
6.15	CRT SUB-ASSEMBLY Mk I	6-24
6.16	RS232C INTERFACE OPTION	6-24
6.17	GPIB/HANDLER INTERFACE OPTION	6-26
6.18	ANALOG OUTPUT OPTION	6-27
APPENDI	X A - KME CRT DRIVE BOARD	A-1
A.1	CIRCUIT DESCRIPTION	A-1
A.2	TEST EQUIPMENT REQUIRED	A-2
A.3	INITIAL CONTROL SETTING	A-2
A.4	HORIZONTAL & VERTICAL HOLD	A-2
A.5	DRIVE PULSE MARK/SPACE RATIO	A-3
	X B - NEVIN CRT DRIVE BOARD	B-1
B.1	CIRCUIT DESCRIPTION	B-1
B.2	SETTING-UP PROCEDURE	B-1
B.3	COMPONENTS LIST	B-3
7	SUPPORT & SERVICES	7-1
	ILLUSTRATIONS	
Fig.	Title	1 32000
rig.	Title	Page
2.1	Basic Measurement	2-2
2.2	Timing Diagram	2-23
2.3	Grounding and Power Supplies	2-23 2-28
2.4	Block Diagram	2-20
2.5	Screen Display Generator - Block Diagram	2-35
		2-33

(continued)

ILLUSTRATIONS - Continued

Fig	Title	Page
3.1	Main Layout	3-3
4.0	Low-pass Filter	4-3
4.1	Voltage Source	4-3
4.2	Screened Standards	4-3
5.1	A-D Converter Waveform	5-10
6.1	CPU & TV - PCB Layout	6-29
6.2	" " Circuit Diagram	6-29
6.3	Memory MkI - PCB Layout	6-31
6.4	" " Circuit Diagram	6-31
6.5	Memory MkII - PCB Layout	6-33
6.6	" " Circuit Diagram	6-33
6.7	Keyboard - PCB Layout	6-35
6.8	" Circuit Diagram	6-35
6.9	Synthesiser - PCB Layout	6-37
6.10	" Circuit Diagram	6-37
6.11	Signal Source - PCB Layout	6-39
6.12	" " Circuit Diagram	6-39
6.13	Bridge Board - PCB Layout	6-41
6.14	" " Circuit Diagram	6-41
6.15	Detector - PCB Layout	6-43
6.16	" Circuit Diagram	6-43
6.17	20V Bias - PCB Layout	6-45
6.18	" " Circuit Diagram	6-45
6.19	Power Supplies - PCB Layout	6-47
6.20	" " Circuit Diagram	6-47
6.21	Mother Board - PCB Layout	6-49
6.22	" " Circuit Diagram	6-49
6.23	Interconnections	6-51
6.24	KME CRT Drive Board - Circuit Diagram	6-53
6.25	RS232C Option - PCB Layout	6-55
6.26	" " Circuit Diagram	6-55
6.27	GPIB/Handler Interface Option - PCB Layout	6-57
6.28	" " " Cct. Dia.	6-57
6.29	Analog Output Option - PCB Layout	6-59
6.30	" " Circuit Diagram	6-59
6 31	Nevin CRT Drive Board - Circuit Diagram	6-61

INTRODUCTION

This Manual provides maintenance information on Precision Component Analyzer 6425 and circuit descriptions of the four plug-in options available: RS232C, GPIB Interface, Handler Interface and Analog Output. A separate handbook (TP212) provides operating instructions.

The 6425 is a sophisticated instrument and its internal circuits should not be adjusted except by suitably qualified personnel with access to the test equipment and Standard components specified.

2-1

SYSTEM DESCRIPTION

2.1 MICROPROCESSOR CONTROL

1

2

All functions of the system are under the direct control of a microprocessor (MPU). Each automatic cycle of operations includes an interrogation of the keypad selections – the keys do not operate directly on the measurement circuits. The MPU then controls these circuits to obtain comparative voltages for the Unknown and Standard impedances under the selected test conditions. By resolving these voltages into orthogonal components, and subsequent computation, the selected type of readout information is used to update the CRT display.

The MPU polls the keyboard (and GPIB - IEEE) as a background task. When any change is detected, the measurement is aborted and the input instruction serviced. If an ac measurement is required, it runs through a sequence of 6 or 8 operations, according to the type of measurement and the Speed selected. The operations involve the selection of the Standard and Unknown voltages and the appropriate reference signal for a phase-sensitive detector (psd). The MPU also selects the integration time used for A-D conversion. On completion of the sequence, the selected parameters are computed, trim corrections

applied, and the display updated. Write to the display occurs only when changes are needed, and then only to those areas needing update. Further details are in section 2.3 and in the section 'Screen Display Character Generation'(2.6).

2.2 BASIC MEASUREMENT

Refer to Fig 2.1. The guard amplifier produces a feedback current through the Standard resistor, Rs, exactly matching the current through the component under test, Zu. A single measurement channel is switched electronically to measure the corresponding two voltages produced, Es and Eu. Resolution of these into in-phase and quadrature components, and subsequent computations, provides the required information for the display.




Fig 2.1 Basic Measurement

2.3 MEASUREMENT SEQUENCE

On voltage-drive ranges (3-8), the current-derived signal Es is measured first, followed by the Unknown voltage Eu. This order is reversed on current-drive ranges (1 & 2).

In the measurement channel, the psd resolves the signal to be measured, with respect to a reference signal of the same frequency as the drive signal.

The psd reference signal has four phase settings (0 - 3) separated by precise 90° shifts. Their phase relationship to the drive signal is, however, arbitrary. The orthogonal outputs of the psd are fed to the A-D converter.

The sequence for ac measurements on ranges 3-8, at NORMAL or FAST speeds, is:

Select Es

Settling delay (frequency-dependent)

Measure with psd phase 2

" " " 0 " " " 1 " " " 3

Select Eu

Settling delay

Measure with psd phase 3

" " " 0

Compute results

Output to display/output option

On repetitive measurements, Es is selected after the sixth measurement and the results computed and output during the subsequent Es settling delay. The key polling sequence also checks whether each A/D conversion is complete.

If an overload occurs at any point, the sequence is aborted and auto-ranging started. With Hold selected, the sequence continuously restarts and RANGE ERROR is reported.

On SLOW speed, both Es and Eu are measured at all four psd phases (ie 8 measurements).

2.4 OVERALL SYSTEM

Refer to the Block Diagram, Fig. 2.4, which shows seven circuit boards:

Memory
CPU & TV
Synthesiser
Signal Source
20V Bias
Bridge
Detector

Not shown on Fig. 2.4 are the Mother board (into which the above are fitted), the power supply sub-chassis nor any of the optional plug-in boards. Because circuit functions are interdependent (one board serving more than one purpose) the descriptions are given under the following headings:

	Section
DIGITAL SYSTEM	2.5
SCREEN DISPLAY CHARACTER GENERATION	2.6
ADDRESS MAPS	2.7
Memory Map	2.7.1
I/O Map	2.7.2
FREQUENCY GENERATION	2.8
Fixed Dividers	2.8.1
Programmable Dividers	2.8.2
Staircase Generator	2.8.3
SOURCE SIGNAL DERIVATION	2.9
AC Level Selector	2.9.1
Programmable Filter (Source)	2.9.2
Output Amplifier	2.9.3
Source Resistance Selection	2.9.4
BRIDGE CIRCUITS	2.10
Neutralizer	2.10.1
Range Selection	2.10.2
UNKNOWN SIGNAL PROCESSING	2.11
Gain Selection	2.11.1
Programmable Filter (Detector)	2.11.2
Overload Detector	2.11.3
PSD, & PSD Reference Generator	2.11.4

	•	Section
A-D CONVERSION		2.12
Measure Counter		2.12.1
Measure Timer		2.12.2
A-D Conversion Timing		2.12.3
20V BIAS UNIT		2.13
Programmable Voltage Source		2.13.1
Status Comparators		2.13.2
Hold Comparator		2.13.3
POWER SUPPLIES/GROUNDING		2.14
RS232C OPTION (SIO)		2.15
GPIB/HANDLER INTERFACE OPTION		2.16
ANALOG OUTPUT OPTION		2.17

Locations of the circuit elements referred to in these texts are stated, frequently, by board names. Component reference numbers themselves, however, are a general guide to their location:

Dunfiy	0	Chassis
Prefix	0	
	1	Synthesiser
	2	Memory (Mk I and Mk II) (Also RS232C Option)
	3	CPU & TV
	4	Keyboard
	5	Signal Source
	7	Power Supplies
	8	Bridge
	9	Detector
	10	Mother board
	16	20V Bias
	17	GPIB & Handler Interface Option
	18	Analog Output Option

2.5 DIGITAL SYSTEM

Block Diagram - Fig. 2.4.

CPU & TV Circuit Diagram - Fig. 6.2.

Memory Board Circuit Diagrams - Figs. 6.4 & 6.6.

Keyboard Circuit Diagram - Fig. 6.8

The digital system is based on a Z80 MPU, (IC305, CPU & TV board), operating with a 2.13MHz clock, which is connected via buffers to a 16-bit address bus and an 8-bit bi-directional data bus. These connect to the memory circuits, the screen display generator, synthesiser and A-D control circuits, and to the external interface Option slots.

The Z80 (CPU) has two modes of addressing external devices. These are (a) memory mapping and (b) I/O mapping.

- (a) Memory mapping uses the whole of the address bus and hence can address 64k bytes. The address is qualified by the $\overline{\text{MREQ}}$ strobe. A Read $(\overline{\text{RD}})$ or Write $(\overline{\text{WR}})$ function is defined by the appropriate strobe to qualify the data.
- (b) I/O mapping uses only half the address bus (ABO-AB7) and hence can only address 256 bytes. The address is qualified by the $\overline{\text{IORQ}}$ strobe. The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ strobes qualify the data as above.

In the 6425, the hardware is addressed in both modes, according to its function. Detailed address maps are in section 2.7.

The Eprom address decoder, (IC213/214, Memory board), provides $10 \times 4k$ blocks for 2732 memories (MkI Memory boards) or $4 \times 16k$ blocks for 27128 memories (MkII Memory boards).

A separate 1k block decoder, IC216, is provided for RAM and memory-mapped hardware. The top 1k block is used for hardware and also feeds the page enable line $\overline{\text{ENF}}$ on the option connector. The next 1k block down $(\overline{\text{SEN}})$ is used for the screen circuits (see separate description) with the working RAM below this. The top 1k block is further decoded (IC217) to provide 6 memory-mapped enable lines to the hardware $(\overline{\text{MEN}}\ 0-5)$.

The top 1k of RAM is non-volatile, using CMOS devices with a 3V Lithium primary cell back-up. At power-up, these devices change over to the internal 5V supply via D204 and D205. TR200, 203, 204 hold off the enable lines to the non-volatile RAM until internal power supplies have been established, and normal microprocessor operation is ensured.

To permit operation of slow hardware blocks, a wait state is generated whenever the hardware or screen is addressed (IC 306, CPU & TV board).

To minimize digital noise pickup, the data and address buses are not routed to the analog measurement areas (signal source, detector, bridge, 20V bias). MPU inputs from this area (ANI 4-7) feed to a common input port (IC218) located on the Memory board. MPU outputs to the analog area are I/O mapped and are routed via IC301 to a special 'quiet' data bus (ANO 0-7) which is inactive except during an I/O write. Decoded enable lines $(\overline{\text{OEN}}\ 0-7)$ provide for up to 8 latches to be connected to this bus.

All the above inputs and outputs are at TTL logic levels, level shifting for CMOS gates or heavy-duty relays being provided locally as required.

The keyboard drive has 4 latched addresses and 4 data lines which are decoded into 10 rows x 4 columns. The keys are polled periodically during the measurement sequence at times when any resulting digital noise pickup would be unimportant to measurement accuracy.

Power-on Reset (approx 200ms pulse) is provided by IC332. This can also be triggered during fault-finding by an internal master reset button located on the CPU & TV board. Additionally, IC337 generates a master reset (without delay) whenever the +5V digital supply falls below 4.75V, which helps to maintain the data integrity of the non-volatile RAM under supply drop-out conditions.

2.6 SCREEN DISPLAY CHARACTER GENERATION

Screen Display Generator Block Diagram - Fig. 2.5. CPU & TV Circuit Diagram - Fig. 6.2.

The screen display circuits, located on the CPU & TV board, generate separate horizontal sync, vertical sync and video signals, all at TTL levels, which are routed to the CRT drive circuits. A non-interlaced horizontal raster is used, with a line frequency of 16.0kHz and frame frequency of 54.98Hz.

The microprocessor addresses the screen as 21 rows of 38 adjacent character cells, although the display area is only 19 rows of 37 characters. Each character cell is 8 dots wide x 12 lines high. A single byte describing the content of each character cell is stored in each of 798 (21 x 38) screen RAM locations (IC317, 318). From these, any one of 256 standard characters can be selected for display in each character cell.

The character PROMS (IC324, IC325) contain the patterns of light and dark dots making up each character, and each location in either PROM stores one horizontal line of information. Address lines AO to A3 select the 12 lines forming each character, while address lines A4 to A11 select from the 256 different characters.

Each of the two PROMS contains a different character set, one or the other being selected by IC321.

The display is generated by sequentially scanning the address lines of the screen RAM and the character PROM. The resulting patterns of 8 horizontal dots at a time are loaded into a shift register (IC323) and clocked out to the display by a 6.4MHz dot clock.

Scanning of the address lines, generation of sync pulses and cursor control are all handled by an LSI chip (IC312) which is initialized at power-up by the microprocessor. To avoid interfering with the display, the processor can write to the screen RAM only during line or frame flyback. If it attempts to write at any other times, a wait state is generated by the control logic.


During screen RAM updating, the RAM address lines are switched from IC312 to the processor address bus, by means of data multiplexers IC314-316.

2.7 ADDRESS MAPS

2.7.1 Memory Map

HEX ADDRESS

6425 MNEMONIC



2.7.2 I/O Map

HEX ADDRESS

FF	EXPANSION				
86	20V BIAS				
85	CONTROL				
84	DETECTOR CONTROL				
83	NEUTRALIZER CONTROL				
82	BRIDGE CONTROL				
81	SIGNAL SOURCE CONTROL				
80	AC LEVEL CONTROL				
	OPTION EXPANSION				
40	HANDLER INTERFACE				
	OPTION				
30					
	ANALOG OPTION				
20					
	GPIB OPTION				
10					
	RS232C OPTION				
00					

(see circuit description for detailed hardware truth tables)

 OEN
 5

 OEN
 4

 OEN
 3

 OEN
 2

 OEN
 1

 OEN
 0

OEN 6

2.8 FREQUENCY GENERATION

2.8.1 Fixed Dividers (located on Synthesiser board)

Circuit Diagram - Fig. 6.10.

The fixed dividers provide the CPU and video clock frequencies by division from the 38.4MHz crystal oscillator IC132. IC104b and IC106 form $\div 2$ and $\div 3$ stages respectively to produce the 6.4MHz screen clock SCK. A further division by 3 (IC105b and IC107c) provides the 2.133MHz processor clock PCK.

2.8.2 Programmable Dividers (located on Synthesiser board)

The 42 drive frequencies (20Hz to 300kHz) are initially generated at 16fo (ie 320Hz to 4.8MHz). Frequencies from 1.6MHz (= $16 \times 100\text{kHz}$) upwards are generated directly by the dividers IC108 and IC109a, the required output frequency being selected by data multiplexer IC110.

Frequencies below 1.6MHz are provided by counter 2 of the programmable triple timer counter IC103, using as its clock the selected output frequency from IC110. IC111 forms a 2-way switch, selecting either the direct or divided 16fo signal for further processing by the Staircase Generator.

2.8.3 Staircase Generator (located on Synthesiser board)

The 16fo clock is used to generate an eight level, 16 time sample approximate sinewave by analog summing of the output of the bidirectional shift register IC114. The register is arranged to generate a cyclic bit pattern of increasing logic ones followed by decreasing logic ones. The summing amplifier IC130 has weighted inputs to give the required approximate sine amplitude at S1 for each time sample generated by the register.

Control counter IC113 provides a binary code for each time sample. At count 0 the register is loaded with 1000 0000 with S0, S1 held at logic one. At the 9th time sample the register direction is reversed, and on reaching the 15th sample the register is re-loaded. IC115 with IC116 decodes the 0, 9th and 15th time samples for shift left/right control of the register via latch IC123a.

2.9 SOURCE SIGNAL DERIVATION

2.9.1 AC Level Selector (Signal Source board)

Circuit Diagram - Fig. 6.12.

The stepped ac drive signal (at TPO3) is received by the multiplying DAC IC503 which, with the range amplifier IC505a, sets the ac level between 10mV and 5V. The preset R506 adjusts the maximum drive level (set at 1.2kHz).

The processor control signals are received via the quiet analog bus at the octal latch IC501. Bits 0 to 5 set the signal over a 50-step range. Bits 6 and 7 set the range amplifier accordingly to give:

			T			
AC Lev	Range	IC501	pin	number	Range Amp Gain	
1 BC			12		9	
0	to	500mV	. 1	, 1	1	x1
520mV	to	17	0		1	x2
1.05	to	2.5V	1		0	x5
2.6	to	5.00	0		0	x10

Pin 2 of latch IC502 provides a signal inhibit function, via level shifter TR516 and range selector IC504. This function operates only during dc bias charge or discharge periods (see section 2.10). At all other times pin 2 is at logic high, giving OV at IC504 pin 6.

2.9.2 Programmable Filter (Signal Source board)

IC506 & IC507 form a state variable low-pass filter which provides initial filtering of the drive signal at the output IC507b (TP04). Additional filtering is provided by a similar filter in the detector circuit.

The corner frequencies are adjusted from the processor by selecting the required integrator C & R values via the analog multiplexers IC509a & b and the reed relays RL501 & RL502. The settings for the Signal Source filter (which are interleaved with the Detector Filter settings) are as follows:

Frequency Range			IC	502	pin	number
			6	9	15	12
20Hz			0	1	1	1
25	-	50Hz	0	1	1	0
60	-	120Hz	0	1	0	1
150	-	300Hz	0	1	0	0
400	-	800Hz	1	0	1	1
1kHz	-	2kHz	1	0	1	0
2.5	-	5kHz	1	0	0	1
6	-	12kHz	1	0	0	0
15	_	30kHz	1	1	1	1
40	_	75kHz	1	1	1	0
100	-	300kHz	1	1	0	1

2.9.3 Output Amplifier (Signal Source board)

TR501 through to TR512 form a conventional audio power amplifier with a nominal gain of 2.5 times. TR510, 512 provide safe area protection for the output transistors, allowing at least 200mA peak current at normal operating voltages. Excessive transient voltages accidentally fed into the E terminal of the Analyzer are clamped to a safe level by D512, D513, with D505, D506, D508, D509 providing reverse blocking whenever the clamped transients exceed the amplifier supply rails. The ac output is coupled to the Bridge circuits via the capacitor bank C24 to C33 to permit application of dc bias at the E terminal. The power amplifier output is biased to -0.5V nominal to polarize these capacitors in the absence of bias.

2.9.4 Source Resistance Selection

Relay RL503 and associated driver circuit TR513 TR514 selects $2\Omega/50\Omega$ source resistance depending on the range requirements selected by the processor auto-range routine. The 2Ω resistor is located on the Bridge board and is increased to 50Ω by switching R558/559 in series on the Signal Source.

The truth table for these functions is as follows:

Range No	Source R	IC502 pin 19
1 - 2	50Ω	0
3 - 5	2Ω	1
6 - 8	50Ω	0

2.10 BRIDGE CIRCUITS

Circuit Diagram - Fig. 6.14.

Components to be measured are connected between the E (signal source) and I (current sense) terminals. The action of the virtual-ground guard amplifier IC801 forces the current at the I terminal to flow through one of four standard resistors (R821 to R824), selected according to measurement range by IC802, RL801, RL802. TR801 to TR806 form an output current booster used with the 10-ohm and 640-ohm Standards. This circuit incorporates simple constant-current overload protection (D809 to D812 with R847, R848). D801 to D804 protect the guard amplifier against normal input overloads. Additional protection is provided by FS801 mounted on the Bridge board; this will not normally blow except under exceptional fault conditions.

IC805 and IC806 form a differential amplifier feeding the ac detector circuits. To perform ac impedance measurements, the amplifier input is alternately connected (via IC804) to measure the voltages across the Unknown component (Eu) or the Standard resistor (Es). For each connection, a series of two or four complex measurements is made (see section 2.3), the microprocessor computing the required measurement parameter from the results. The amplifier output appears at TP01 on the Detector board.

TR809 to TR811 form a wideband buffer to isolate the switching action of IC804 from the measurement leads. TR811 is a bootstrap follower driving both the collector of TR809 and its bias divider, maintaining a high input impedance at all frequencies. The output of this buffer feeds two hf phase trim networks. The main phase trim network comprises R810, R811 and the

input capacitance of the signal selector/amplifier combination. IC804 selects this network whenever the 10Ω , 640Ω or 5k12 Standard resistors are in use, the phase lag introduced being adjusted on test to balance that due to the stability capacitor (C816, 817, 818, 844) connected across each Standard resistor. When the 40k96 Standard is in use, the alternative network R808, R809, C808 is selected by IC804, being adjusted to compensate for the self-capacitance of the Standard resistor.

DC blocking is provided for each ac signal input, the input time-constants being kept equal. As a result, low-frequency phase errors cancel out when the impedance calculations are performed. During bias charge or discharge periods, the output of blocking capacitor C810 is clamped by TR812 to voltage divider R895, R896. This is adjusted on test to equal the normal dc input voltage of the wideband follower. The operation of this clamp minimizes circuit settling time after application or removal of dc bias.

The	truth	table	for	the signal	select control	lines is	as	follows	(all
settings apply with 1V or 100mA signal levels selected):									

Range/ Function	Signal Select	Standard Resistor	IC810 Pin 19 5		Numb	oers 6	IC811 Pin 12
1-4 5-6	Es Es	10Ω 640Ω	1	1 1	0	1	1
7	Es	5k12	1	0	0	1	1
8	Es Eu	40k96 ×	0 x	0 x	1	0 1	1
Bias charge/ discharge	X	x	X	X	X	X	0

2.10.1 Neutralizer (part of Bridge board)

For operation at high frequencies (3kHz to 300kHz) the loop gain of the guard amplifier is increased by the action of the neutralizer circuit (IC812 to IC816). Without this circuit, the loop gain is progressively reduced by the current flowing in the compensation capacitor C821. The voltage feeding this capacitor (IC801 pin 8) is scaled by the resistor chain R830-R837, inverted by the video amplifier IC813 (nominal gain -5), further scaled by resistor

chain R856 to R860 and integrated by IC816, which is connected in feedforward mode to minimize hf phase errors. The resulting output voltage is applied to either R827 or R828, producing a current which cancels that flowing in C821 at the chosen operating frequency only. For each frequency-setting the scaling attenuators are altered by the MPU to maintain this cancellation. The preset control R874 compensates for the tolerances in C821, C834 and the gain of IC813. The control truth table for the neutralizer circuit is as follows:

	Fre	q (kHz) 10	811	pin 1	numbe	r	
	2 - 40		2	19	5	16	6	
	≦2		0	0	0	1	1	
	2	.5/3	0	1	0	0	1	
	4		0	0	0	0	1	
	5		1	0	0	0	1	
	6		1	1	0	0	1	l
	8		0	0	1	0	1	l
	10		1	0	1	0	1	
	12		1	1	1	0	1	
	15		0	1	1	1	1	
	20		0	0	1	1	1	
1	25		1	0	1	1	ŀ	
	30	2 s	1	1	1	1	1	
	40		0	0	0	0	0	
	50		1	0	0	0	0	
	60		0	1	1	0	0	
	75		0	0	1	0	0	
	100		1	0	1	0	0	
	120		1	1	1	0	0	
	150		0	1	1	1	0	
	200		0	0	1	1	0	
	300		1	1	1	1	0	

2.10.2 Range Selection (Bridge board & Detector board)

Bridge Board Circuit Diagram - Fig. 6.14. Detector Board Circuit Diagram - Fig. 6.16.

Impedance measurement range is selected by choice of Standard resistor together with a precision x8 attenuator located on the Detector board. For ac levels $\geq 250 \text{mV}$ or 25mA, eight ranges are available. Below these levels, the settings are altered to increase the detector input levels, and only 6 ranges are available. The various settings used are detailed in the table.

RANGE SELECTION

AC MEASUREMENTS			HIGH LEVE	L ≧250	mV/25mA	LOW LEVEL <250mV/25mA			
Range No.	Impedance Coverage(Ω)	Max Level	Standard Resistor	Es gain	Eu gain	Standard Resistor	Es gain	Eu gain	
1	<1.25	100mA	10Ω	x1	x8	, <u>-</u>	-	-	
2	1.25-10	100mA	10Ω	x1	x1	10Ω	x8	x8	
3	10-80	1V	10Ω	x1	x1	10Ω	x8	x8	
4	80-640	5 V	10Ω	x8	x1	640Ω	x1	x8	
5	640-5k12	5 V	640Ω	x1	x1	640Ω	8x	x8	
6	5k12-41k	5 V	640Ω	x8	x1	5k12	8x	x8	
7	41k-328k	5 V	5k12	x8	x1	40k96	x8	x8	
8	>328k	5V	40k96	x8	x1	<u>-</u>	-	-	

2.11 UNKNOWN SIGNAL PROCESSING

2.11.1 Gain Selection (Detector board - Fig. 6.16.)

Amplifiers IC903, IC904a with the analog multiplexers IC902a, b and c form a programmable gain stage by selection of feedback ratio at IC902c and forward attenuation at IC902b and IC902a. The x8 ratio is of high accuracy and is used as part of the range selection routines. The other two sections are used only to compensate for drive level variations. With Range Hold and Range 3 selected from the keyboard the following truth table applies:

Gai	Gain Ratio			Signal Level			IC901 pin numbe			
					× , , , ,	19	16	15		
x8	x4.5	x2.2	0	-	60mV	0	0	0		
x8	x4.5	x1	70	-	140mV	0	0	1		
x8	x1	x2.2	150	-	240mV	0	1	0		
x1	x4.5	x2.2	250	-	520mV	1	0	0		
x1	x4.5	x1	540mV	_	1.1V	1	0	1		
x1	x1	x2.2	1.12	-	2.35V	i	1	0		
x1	x1	x1	2.4	-	5.00	1	1	1		

2.11.2 Programmable Filter (Detector board)

Amplifiers IC904b, IC907a and IC907b, with analog multiplexers IC908a and IC908b, form a state variable low-pass filter with corner frequencies interleaved with the Source Programmable Filter (see Source board description). The combination of the two filters maintains effective harmonic filtering at all frequencies. The detector filter settings are:

Г.:- a - г		y Pango	ICC	001	nin	number
Frequ	ienc	y Range				
			9	6	5	2
20	-	30Hz	0	1	1	0
40	-	80Hz	0	1	0	1
100	-	200Hz	0	1	0	0
250	_	500Hz	1	0	1	1
600	-	1200Hz	1	0	1	0
1.5	5 -	. 3kHz	1	0	0	1
4	-	8kHz	1	0	0	0
10	_1	20kHz	1	1	1	1
25	-	50kHz	1	1	1	0
60	-	120kHz	1	1	0	1
150	-	300kHz	1	1	0	0

The detector filter output appears at TPO2 on the Detector board.

Any dc present at the filter output is removed by the selectable ac coupling. The shorter time-constant is selected for faster settling time, when the measurement frequency is 250Hz or above, via junction FET TR905.

2.11.3 Overload Detector (Detector board)


The overload detector monitors the peak signal entering the Detector circuit (5V rms max) and the level at the PSD input (1V rms max) by comparators IC914a and b respectively. If an overload occurs, the output is latched (IC914c).

The measurement cycle comprises 6 or 8 A-D conversions and, at the end of each, the processor reads the latch before setting $\overline{\text{MSR}}$ high, which resets the latch. If an overload has occurred during the previous A-D conversion, the processor will abort the measurement cycle and immediately enter the auto-range routine.

2.11.4 PSD, & PSD Reference Generator (Detector & Synthesiser boards)

Detector Circuit Diagram - Fig. 6.16. Synthesiser Circuit Diagram - Fig. 6.10.

The phase-sensitive detector (PSD) employs a 4-level multiplying reference signal which contains no harmonics below the seventh. Hence the PSD rejects low-order odd harmonics as well as all even harmonics. The reference signal is made up from the sum of two waveforms SDO and SD2:




SDO and SD2 can be generated in 4 different phase positions and are derived from clock signals of 16, 4 and 2x the measure frequency fo by the gating circuits IC118 and IC119. The gated waveforms are synchronized with the Staircase Generator at the output latches IC121 a and b to remove propagation delay variations. The PSD drive waveforms are enabled only during the integration period of each A-D conversion.

The processor selects the appropriate phase position via control lines PPO and PP1 according to the following table:

Octal Latch IC102 Output									
PP1	PP0	Phase							
P2	P19								
0	0	0°	0						
0	1	90°	1						
1	0	180°	2						
1	1	270°	3						

The PSD drive signals are received at the PSD (located on the Detector board) via buffers TR901 - TR903 and drive IC910 which serves as a two-pole change-over analog switch. (SDO and SD2 in diagram).



The signal current to the A-D integrator IC911b is modulated by the selection of R954, R952/R953 or neither.

Dual polarity operation is obtained by biasing the circuit to 50% of fsd during the A-D integration period. This bias is derived from the 5V reference voltage, inverted by IC911a, which also provides a phase-inverted measure signal to the PSD to provide full-wave rather than half-wave detection. The effect of this is to cancel lf noise and to improve suppression of switching transients. The multiplied signal is fed directly into the analog to digital converter integrator as a current, which avoids amplifier slew-rate distortion at the fast switching edges.

2.12 A-D CONVERSION

The A-D converter comprises a digital control section located on the Synthesiser board (component prefix 1) and an analog section on the Detector board (component prefix 9). Once triggered by the microprocessor, the A-D conversion process proceeds unsupervised, and on completion it waits to be polled by the microprocessor, as part of the keyboard polling routine. Each measurement cycle comprises 6 separate A-D conversions (8 with SLOW speed selected), with different signal and/or PSD phase selections. See section 2.3.

The A-D converter uses the charge balancing technique, where the signal is summed with the reference during the integration period. The reference signal is switched on and off as required to maintain the integrator output close to zero. During integration, the integrator output oscillates about zero, the measure counter being enabled whenever the reference signal is on.

At the end of the integration period, the PSD is switched off and the reference current is left on to take the integrator output to an arbitrary negative level outside the band of oscillation, giving a final accurate conversion count.

2.12.1 Measure Counter (Synthesiser circuit)

Synthesiser Circuit Diagram - Fig. 6.10.

The A-D counter uses a 20-bit measure counter chain. The most significant 16 bits are provided by counter 0 within the programmable triple timer counter IC103. IC105a and IC104a prescale the 16-bit counter to provide the remaining 5 (least significant) bits. The counter chain is clocked directly by the 38.4MHz master clock and enabled by the MSR control line from the processor being active with the INTEGRATION control signal (see 2.12.3). On a long measurement the counter chain may overflow. This is detected by latch IC123b to inform the processor. The overflow is noted in software and the latch is reset before the next overflow can occur via the MEN3 line.

2.12.2 Measure Timer (Synthesiser circuit)

Synthesiser Circuit Diagram - Fig. 6.10.

Integration times are set by the user via the Fast, Medium and Slow measure modes. The processor loads counter 1 (in one-shot mode) of the triple timer counter IC103 with the appropriate binary number to give a time-out within a whole number of measure periods. When enabled by the RUN control line (from the A-D control circuit) the counter gate IC103 p14, becomes logic high and the counter counts down. On reaching zero count, output 1, (IC103 pin 13) becomes a logic high, resetting the INTEG latch IC120b at the next rising edge of the synchronizing signal.

2.12.3 A-D Conversion Timing (Synthesiser & Detector boards)

Synthesiser Circuit Diagram - Fig. 6.10. Detector Circuit Diagram - Fig. 6.16.

The following description of the A-D conversion process should be read with reference to the timing diagram, Fig 2.2.

The MPU initiates a measurement by setting MSR low, which enables the RUN latch IC122b and resets the zero crossing comparator IC913. The RUN latch becomes set on the next measure signal period via the SYNC flip-flop IC122a, which generates a clock waveform at measure frequency in phase with the Staircase Generator. The RUN latch in turn enables the INTEGRATOR latch IC120b which in turn enables the PSD drive latches IC121a and b. The RUN and INTEGRATOR control lines activate the analog switch IC912, setting the A-D converter to measure mode by opening the integrator capacitor shorting switch (IC912, S4, D4). The A-D Offset reference (which is routed through the PSD full-wave inverting stage IC911a, R946) is also enabled at IC912, S1, D2.




Fig. 2.2 Timing Diagram

The HIGH/LOW monitor compares the integrator output with OV, sending an error status signal (H/L) to the CHARGE BALANCE CONTROL circuit IC109b, IC124, IC120a, IC127. The charge balance control generates two 2.34kHz clocks with duty cycles of 15/16 and 1/16 at IC124 outputs. At the start of each charge balance period, the appropriate waveform is selected by the sampling circuit IC120a, IC127 depending on the status of the H/L line for the predominantly on or off reference current at the A-D converter.

IC135 selects a higher charge balance clock frequency, for measurement frequencies between 600Hz and 1.5kHz, giving improved measurement accuracy.

The CBC and CBC control lines are generated at IC133 latch which is synchronized with the master clock to remove timing errors. The reference current is switched into the integrator summing junction by IC912, S3, D3 via R947.

At the end of the integration time-out (generated within the programmable timer counter IC103), the D input at IC120b INTEGRATOR latch becomes high.

The next measure sync period toggles the INTEGRATOR latch, inhibiting further PSD and CBC drive. The INTEG line remains high, holding the reference current switch IC912, S3, D3 on. The integrator output is forced -ve until the zero crossing comparator IC913 latches, sending a STOP signal to reset the RUN latch IC122b, this in turn resetting the INTEGRATOR latch IC120b to switch off the reference current to the integrator. The RUN line becoming low informs the MPU that conversion is complete and MSR is set high to reset the A/D converter. The MSR line may be set high at any time by the MPU if a measurement is to be aborted.

2.13 20V BIAS UNIT

Block Diagram - Fig. 2.4 Circuit Diagram - Fig. 6.18

The 20V Bias circuit consists of a programmable 0 - 20V dc supply which is connected, via a rear panel link, to a $1k\Omega$ resistor (R1617) feeding the output connection of the Signal Source circuit. The user may omit the link for safety, or alternatively an external supply may be connected in place of

the link, when the bias becomes the sum of the internal and external voltages. For rapid charging and discharging, the $1k\Omega$ resistor is short-circuited by the processor (RLO2/1), ac drive and measurements being inhibited during these periods (identified by the display "DC VOLTAGE NOT SET"). At other times the dc voltage across R1617 is monitored to detect voltage errors due to excess leakage current or connection of undischarged capacitors. A second relay (RL1601) connects R1617 to ground (via R1616) when Bias Off is selected, bypassing the rear panel link. This is also used as a discharge path when an external supply is in use, as most external supplies cannot sink reverse currents.

2.13.1 Programmable Voltage Source

IC1601a with its complementary output stages (TR1601 - TR1606) form a virtual ground amplifier. IC1605 is a multiplying DAC providing a programmable current which flows in the feedback resistor (R1614 - R1615) to give a defined voltage at the Bias Link connector PL1602. TR1601 and TR1604 provide 1A current limiting during charging or discharging, the circuit being protected against connection of charged capacitors by R1607, D1603, D1604, D1612, D1626. The output stage operates from a single polarity unregulated supply (designated +20V) with TR1609 providing a continuous -50mA bleed to maintain linear operation close to zero output.

The reference input to IC1605, derived from IC1603 and divider chain R1638 - R1640, is switched by the multiplexer IC1604 to provide three output voltage ranges, corresponding to steps of 0.1, 0.2 or 0.5V. IC1605 provides fine setting over a 50-step range (6 data inputs, binary weighted).

2.13.2 Status Comparators

Two sections of quad comparator IC1608 monitor the voltage across the rear panel link, using 4-terminal connections to eliminate wiring drop. Presence of an external supply is detected by a positive link voltage >100mV (ANI5 goes low). Absence of the link is detected if Bias ON is attempted; this generates a negative link voltage (ANI7 goes low).

The other two sections of IC1608 form a window comparator, monitoring the voltage across R1607 during charge or discharge periods. When charge/discharge is complete, this voltage falls within the comparator window

(pins 13/14 go high). Similarly, the voltage across R1616 (used for discharge only) is monitored by one section of IC1602 (pin 2 goes high). A second section of IC1602 (pin 1 output) gates these two outputs with the RL1602 drive signal, the resulting output appearing at ANI4 during charge/discharge periods only (High = bias correct).

2.13.3 Hold Comparator

IC1601b is connected as a differential amplifier sensing the voltage across R1617. The ac component appearing when measurements are enabled is removed by the filter R1622, R1623, C1605, C1606, the resulting dc error voltage being detected by separate Low and High comparators (IC1602 pins 13 and 14). The dc threshold for these comparators increases with total dc bias (R1624, R1628), allowing for the effect of resistor tolerances in the differential amplifier. To improve settling time, the filter resistors are bypassed during charge/discharge (RL1602/2 and RL1603/1). The two comparator outputs are combined and gated by sections of IC1609, appearing at ANI4 during 'bias hold' periods only (High = bias correct).

When switching off bias after a sustained application, dielectric storage in the output blocking capacitor of the Signal Source circuit causes a gradual increase in dc output level. To compensate for this, TR1611 provides a 2.5mA current bleed, turned on as necessary by the High comparator via TR1610. This circuit may continue to cycle for a minute or two after turning bias off. The resulting narrow pulses on ANI4 are normally ignored by software timing, except when measurement of capacitors $>5000\mu\text{F}$ increases the dielectric storage effect. During charge/discharge periods the High comparator is held off (via D1622) inhibiting this current bleed.

The Bias Control truth table is given on the next page.

Bias Control Truth Table

2-27

	IC1606 Pin			Pin No.	IC1607 Pin No.						
		10	7	2	19	15	12	9	6	5	2
Bias OFF		0	0	0	0	0	0	0	0	0	0
Bias ON Charg	ne/Discharge	1	Х	X	0	Х	Х	Χ	Χ	χ	χ
Bias ON Hold	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1	χ	X	1	X	Х	Χ	Χ	Χ	Х
	Level Setting (Bias ON)										
	C 0.0V	1	0	0	Х	0	. 0	0	0	0	0
	0.1V	1	0	0	Х	0	0	0	0	0	1
	0.2V	1	. 0	0	Х	0	0	0	0	1	0
	0.4V	1	0	0	Х	0	0	0	1	0	0
x1 Range —	0.8V	1	0	0	Х	0	0	1	0	0	0
	1.6V	1	0	0	Х	0	1	0	0	0	0
	3.20	1	0	0	Х	1	0	0	0	0	0
	5.00	1	0	0	. X	1	1	0	0	1	0
x2 Range	10.0V	1	0	1	Х	1	1	0	0	1	0
x5 Range	20.0V	1	1	0	Х	1	1	0	0	1	0

2.14 POWER SUPPLIES/GROUNDING

Power Supplies Circuit Diagram - Fig. 6.20.

IMPORTANT See Notes on Fig. 2.3.

The power supply unit comprises analog supplies, a 5-volt supply and a floating bias supply (see Fig. 2.3). Additionally, there are 12V regulators, bias control circuits and local supply regulators. Although the designs of these individual circuits are based on conventional principles, it is essential that no ground (or return) paths are introduced additional to those in the diagram. Failure to observe this will introduce loops that could seriously affect proper operation of the Analyzer.




Fig. 2.3 Grounding and Power Supplies

2.15 RS232C INTERFACE OPTION (SIO OUTPUT)

Circuit Diagram - Fig. 6.26.

The card address is set up on switches S201 and S202. Gates IC200, IC201, IC203 provide an output when a matching address occurs on the address bus.

The data bus is connected to the UART IC208 via buffers IC205, IC206. The baud rate and data characteristics are set on switch S203, which is connected to the bus via IC207.

The serial data and control interface with IC208 is via buffers and the two-pole switches of S204. These switches permit the interchange of the data and handshake lines so that the Analyzer can operate as the computer or the peripheral end of the RS232C link.

2.16 GPIB/HANDLER INTERFACE OPTION

GPIB/Handler Interface Option, Circuit Diagram - Fig. 6.28.

IC1708 Decodes the I/O address to produce a high at IC1712 pin 12 when the board is accessed.

When SW1702 is not fitted, the card has a default address range of 10 to 17 Hex. When used as a Handler Interface option, SW1702 is fitted and the address range becomes 30 to 37 Hex.

IC1712 & IC1709 delay the decoded select by one cycle of 'CLOCK' to produce the chip select (CS) for IC1701.

The data strobe for IC1701 (02) is produced by gating together read (\overline{RD}) and write (\overline{WR}) pulses and delaying by one cycle of 'CLOCK'.

On a read from or write to IC1701, the internal registers are selected by RSO to RS2 and data is coupled to/from the option bus by IC1707. IC1707 is made active by the same signal as $\overline{\text{CS}}$, and its direction determined by $\overline{\text{RD}}$.

When a read from register 4 of IC1701 is attempted, an enable is produced at $\overline{\mathsf{ASE}}$ which in turn enables IC1706 and couples SW1701 to the option bus. By this means the user set Device address and talk only bit are read by the processor.

 ${\tt IC1702}$ to ${\tt IC1705}$ are tristatable drivers which convey signals between the Output port SK1702 and the GPIA ${\tt IC1701}$.

IC1701 may be configured under software control to generate an interrupt in response to certain IEEE bus events. The interrupt is sent to the processor by the open collector driver IC1711, its output appearing at pin 8.

At power-up, the microprocessor performs a read at bit 7 of register 3 of IC1701, to establish the presence of a GPIB and/or Handler Interface option in the instrument.

2.17 ANALOG OUTPUT OPTION

Analog Output Option, Circuit Diagram - Fig. 6.30.

The Analog Output option provides two dc output voltages, derived from two rectangular-wave signals under software control, in addition to four TTL input and four TTL output lines.

IC1801 performs the initial address decoding, the output on pin 6 going high whenever I/O addresses 020H-027H are selected.

The first half of IC1802 decides whether the address relates to the analog circuits (addresses 020H - 023H) or the digital circuits (024H - 027H). If analog, the on-chip decoding of IC1804 is used. If digital, the second half of IC1802 is used to determine whether a Read or Write has been performed. A Write will generate a pulse to IC1806 which will store the current state of the data bus. The output of IC1806 is buffered by half of IC1803 to provide the digital output port. A Read will cause the outputs of the second half of IC1803 to be enabled, allowing the data bus to reflect the logic states of the Input port. At the same time TR1801 will be enabled, pulling data line D7 low, which is used by the microprocessor to determine the presence of an Analog Output option at power-up.

IC1804 contains three software-programmable timers. The first of these is used as a rate generator, generating a 347Hz rectangular wave (pin 10). The other two timers each take this base frequency and act as programmable monostable flip-flops, generating variable pulse-width signals. These signals will normally be 0-5V TTL and are used to switch the analog switch IC1807 between OV and a negative reference of -6.3 to -7.2 volts.

The resulting negative-going rectangular signals feed into 3-pole low-pass filters (IC1808 and IC1809). Each filter contains an inverting stage to convert the output to a positive-going dc level, and each incorporates preset offset and scale adjustments to compensate for circuit tolerances. These may be adjusted and the circuit performance verified as follows, using builtin test software and test connector (see TEST EQUIPMENT REQUIRED, item 4.17).

- With the Analog Output board and test connector (4.17) fitted, select Main Index. The option ANALOG SET should be displayed. (Failure for this to show implies that address decoding or one of the data lines has failed). Select ANALOG SET, set the ANALOG ON/OFF to OFF, and set the UPPER OFF LEVEL to MIN. Connect a DVM on 1V dc range to TP2(+ve) and TP1. Set the output voltage to between -1mV and 1mV by adjusting R1810 (upper zero).
- Set the UPPER OFF LEVEL to MAX. Set the output voltage to between 0.999 and 1.001V by adjusting R1824 (upper scale).
- 3 Set the UPPER OFF LEVEL to MID. Switch the DVM to an rms ac range and check that the ripple is less than 10mV rms.
- Select Code 0.65. Set DVM to 2V dc range. Using the \triangle and \bigvee keys, step the output voltage from 0.0V to 1.0V dc, checking that the dc output voltage is within ± 1 mV of the value displayed on the Analyzer at each step.
- Connect the DVM between TP3 (+ve) and TP1 and repeat steps $1\$ to 4, setting LOWER instead of UPPER and adjusting R1815 for zero and R1814 for scale.
- 6 Connect an oscilloscope between TP2 (signal) and TP1 (ground). Select 200mV/div and 20ms/div. Select Main Index, followed by Code 0.6. Overshoot on the 10Hz square-wave should be less than 100mV, and the settling time less than 35ms.
- 7 Transfer the oscilloscope signal input to TP3 and repeat step 6. Remove the DVM and oscilloscope.





Fig. 2 Block Diag DV/25741



 $$\operatorname{Fig.}\ 2.5$$ Screen Display Generator - Block Diagram $$\operatorname{DV}/25739/A$$

WARNINGS

Safety goggles should be worn when handling cathode-ray tubes. Also, the inherent capacitance of the crt can retain a very high voltage charge for several minutes after the instrument has been switched off: this should be shorted to chassis before any work is done on the display circuits.

For personal safety, and to prevent possible damage to components, always allow 1 or 2 minutes from switch-off for reservoir capacitors to discharge. Check that all rail potentials have decayed before working on the circuits.

On rear lip of the top cover, turn 2 screws (using a 4mm a/f wrench, or screwdriver, according to type fitted) counter-clockwise until a resistance is felt (do NOT attempt to remove them). Raise rear lip slightly and push the cover forward to clear front lip. Remove cover. A similar procedure applies for removal of the bottom cover, if this is necessary.

To release the board retaining plate, remove 2 screws holding the plate to 2 round pillars, and lift this edge to lower the 'outer' end of the plate, clearing it away from 2 studs. The 6 front boards are now accessible.

With top and bottom covers removed, 4 screws are visible which can be removed to release the front panel. To remove rear panel, power transformer screws must also be removed (see Power Supply Unit removal on next page). DO NOT remove front and rear panels at one time or the assembly will collapse. The position of the pcbs and other major items is shown in Fig. 3.1.

Access to individual boards is obtained as follows:

CPU & TV - straight pull.

Memory - remove the 64-way connector, raise board some 10cm and push the locking tabs open to release the 10-way header plug. The board can now be withdrawn. (To replace the header plug, push until it clicks into position).

Synthesiser - straight pull.

Bridge

- raise the board until the 8-way screened measurement connector can be held across its <u>ends</u> for removal. The board can now be removed with its screening plate attached.

Detector - straight pull (board with its screening plate).

Signal Source - " " " " " " "

Keyboard - remove front panel. Unsolder leads to Trigger socket (or remove socket). Remove 7 nuts to separate the Keyboard.

20V Bias

- first remove CPU & TV, Memory and Synthesiser boards (as described above). Remove 20-way ribbon connector from Mother board. From the 20V Bias board, remove the 2-pin Molex connector (with leads to Bias Link). Using a 2.5mm a/f wrench between the heat-sink fins, remove the two hexagon-socket screws holding the board mounting bracket to the rear panel. When free, disconnect the flying lead 3-pin Molex from the Power Supply board.

Power Supply - remove 3 Molex connectors from the Board (1 to reservoir Board capacitors, 1 to power transformer and 1 to Bias board), and the flying-lead with Molex from the Mother board. Use a wrench (as just described for 20V Bias board) to free board bracket from back panel.


Option boards - the top cover of the Analyzer, and the board retaining plate, must be removed when inserting or removing option boards.

Usually, it will also be necessary to remove the Detector and/or Signal Source boards. Options are held by 2 captive screws (top and bottom of their panels) and have 64-way connectors mating to their inside edge.

Display Unit - see WARNING at beginning of section 3. Remove the 6-way Molex connector from Mother board (the connector on the Display Unit varies with supplier). From inside the Analyzer, remove four screws from the base and one (on most models) from the top corner bracket. The complete unit can now be withdrawn.

Power Supply - this is bolted to the rear panel and the two items should not be separated. To obtain access to the Power Supply Unit, remove the bottom cover. This exposes 2 screws into power transformer. Remove these and the 4 screws holding the rear panel to the main framework. Before separating the rear panel, remove connectors as necessary and separate one end of the on/off switch rod (twist to break adhesive bond). Unless previously removed, the rear panel will carry with it the Power Supply and 20V Bias boards, together with any Options.

Re-assembly is the reverse of the procedures above. Always check that the connectors are correctly positioned and securely fitted; in some instances this must be done before the board is re-fitted to the Analyzer.



4		TEST EQUIPMENT REQUIRED
4.1	Current Meter	To measure dc currents of $10\mu A \pm 1\mu A$, $250mA \pm 1mA$. Multimeter set to dc current range
4.2	DC Voltmeter	To measure dc voltages of 0-50mV, resolution ± 1 mV. Multimeter set to measure dc volts
4.3	AC Voltmeter	To measure ac voltages in the frequency range 20Hz to 300kHz. Average or rms responding, rms sinewave calibrated
		Level range 0.5mV - 10mV, accuracy $\pm 3\%$ 10mV - 5V, accuracy $\pm 0.1\%$ Bandwidth 1MHz (or use item 4.4) Screened input lead, terminated BNC plug
4.4	Low-pass Filter	To reduce bandwidth of AC Voltmeter to 1MHz nominal for levels below 10mV. See Fig. 4.0 for suitable circuit
4.5	Frequency Counter	To measure 8kHz to ±0.001%
4.6	Oscilloscope	Input sensitivity range 10mV/div to 1V/div. Bandwidth >1MHz
4.7	10Ω Resistor	Connected across BNC plug. Value measured at plug: $10\Omega~\pm0.1\%$
4.8	500μF Capacitor	Connected across BNC plug. Electrolytic or tantalum type, low voltage working, +ve end to centre pin of plug. Value of series capacitance measured at 20Hz: $500\mu F$ $\pm 10\%$
4.9	100Ω Resistor	Wire-ended. Rating 5W. Value $100\Omega~\pm1\%$

4.10 Standards

Screened, 4-terminal Standards terminated in four BNC connectors. See Fig. 4.2 for details of wiring. Screens isolated from Ground.

R Values

Known values are relative to S/C.

				•
1.00Ω	±1%.	Known	value	±0.005%
10.00Ω	±1%.	п	H	±0.005%
$\Omega 00.08$	±1%.	11		±0.005%
640.0Ω	±1%.	11	11	±0.005%
5.12kΩ	±1%.	0.1	11	±0.005%
470Ω	±1%.			

C Values

Known values are relative to O/C.

385pF $\pm 1\%$. Known value (at 10kHz) $\pm 0.005\%$. *

3.08nF ±1%. " (at 100Hz & 10kHz) ±0.005%. *

24.6nF ±1%. " (at 100Hz & 10kHz) ±0.005%. *

43 or 47pF silver mica or gas-filled. Value and dissipation factor known to $\pm 0.005\%$ at 10 kHz. *

20nF ±2.5%. Polystyrene. D factor at 10kHz <0.0001

4.11 Extender Board

Single Eurocard size fitted with DIN 41612 64-way a/c indirect connectors

4.12 Variac

100VA minimum rating

4.13 DC Supply

30V 1A variable supply

4.14 Voltage Source

Floating 140mVdc source (eg battery & resistive divider network), accuracy ± 5 mV with 1k Ω load (Fig. 4.1)

4.15 Capacitor

 $100\mu F$, 35V, terminated in 2 BNC plugs

^{*} Silver mica capacitors, dissipation factor known to $\pm 0.005\%$ at 100Hz & 10kHz. Alternatively, a separate polystyrene capacitor of known low dissipation factor may be used in addition, in which case only the C value of the silver mica Standard is required to be known.

4.16 Test Lead

Screened 50 Ω lead with two BNC connectors for Oscilloscope/Counter/DC "Link"




Fig. 4.0 Low-pass Filter




Fig. 4.1 Voltage Source




Fig. 4.2 Screened Standards


Notes on Standards (see Fig. 4.2)
Connections to 6425 should always be 4-terminal. (A & B).

Leads to screened boxes must be 4-terminal for low impedance Standards, with Red and Orange outers linked at box end and connected to box itself. Yellow and Brown outers O/C at box end. (B).

All R Standards, also the 20nF and 24.6nF Standards, must be 4-terminal (B). Lower-value capacitance Standards may be 3-terminal (A) or 4-terminal (B). With 3-terminal Standards, use BNC T-pieces at box end to convert to 4-terminal connections to 6425. (A).

C shows a 4-terminal short circuit.

4.17 Analog Option Test Connector



Sk is a 15-way D-type male connector. All Resistors CR25.

5.1 BATTERY REPLACEMENT

Life of the Lithium battery used in the non-volatile RAM circuits is normally greater than ten years. When replacement is necessary, remove the Memory Board (see section 3) and the old battery, and break the link between TP02 and TP03. Connect the Current Meter (item 4.1) across these test points (+ve to TP02). Fit the replacement battery, taking care to ensure the correct polarity. The CMOS RAM standby current should not exceed $10\mu A$. Remove the meter, replace the link between TP02 and TP03, and refit the Memory Board, ensuring that the Keyboard connector (SK201) is inserted correctly.

5.2 POWER INPUT

Ensure that the rear panel Bias Link is fitted. Verify the supply voltage setting and ensure that the correct supply fuse is fitted. Link the inners of the red and orange measurement connectors. Connect the instrument to the ac supply via the Variac (item 4.12). Set this to the local nominal voltage, switch on and check that the yellow LED indicator is illuminated.

When the CRT display is visible, select Main Index and NORMAL. Set Bias to 10V and turn it ON. The message 'DC VOLTAGE NOT SET' should appear. This test draws maximum bias current (short-circuit condition) and confirms satisfactory operation of the power supply. Use the Variac to set the input voltage to the Analyzer to the low limit (207V for 230V instruments, 103V for 115V instruments). Use the DC Voltmeter (item 4.2) to check dc voltage levels at the regulator board output pins. Pin numbers and acceptable limits are in Table 5.0.

WARNING

The dc bias short-circuit current of 1A causes R1607 at the top of the 20V Bias board to run very hot. Take care to avoid touching it, and keep measurement leads away to prevent damage. Switch Bias OFF except when making measurements.

On completion of these checks, remove the Bias Link.

Output	Nominal	+Pin	-Pin	Limits
*Logic Supply	5.2V	1	2	4.92-5.43
Bias Supply	20.0V	PL02/2	PL02/1	18 - 23
Power Amp Supply (+ve)	+21V	5	8	19.3-24.0
Screen Supply	+12V	6	8	11.4-12.6
Analog +ve Supply	+15V	7	8	14.25-15.75
Analog -ve Supply	-15V	8	10	14.25-15.75
Power Amp Supply	-21V	8	11	19.0 - 25.0

Table 5.0 Internal Supply Tolerances

5.3 VOLTAGE TRIP SETTING

Switch off the ac power, remove the CPU & TV Board and connect the DC Voltmeter across TP1 and TP2 (+ve). Refit the Board via Extender Board (item 4.11). Remove the Variac and connect the Analyzer to the ac supply. Switch on. The Voltmeter should read between 4.75 and 4.80V. If necessary, adjust R312. Remove the Voltmeter and re-fit the CPU & TV Board directly to the Analyzer.

5.4 DISPLAY

The Analyzer has an OEM CRT drive circuit. Consequently, setting details and locations of preset controls vary according to manufacturer. Horizontal and Vertical Sync. do not normally need adjustment but, if required, consult the appropriate Appendix.

Note. On later models a Toshiba CRT, type E2797B4 is fitted, together with a different sub-chassis. Set-up procedures are not affected.

^{*} R710 (value 12R, 33R, 47R or 56R ±5%) is selected during manufacture to achieve correct output voltage. Increasing R710 increases output voltage.

5.5 BRIGHTNESS

Switch on. Set the Brightness control on the rear panel fully clockwise. Adjust the preset Contrast control on the CRT drive board for maximum brightness of the display without serious defocussing. If necessary, also adjust the preset Brill control until the background level is just invisible. Check operation of the rear-panel Brightness control and set to a normal level.

5.6 ALIGNMENT

Using the keyboard, enter Code 0.2, then press Enter to obtain the CRT test pattern. If miskeying occurs, press Clear and repeat. The centre line on the test pattern should be horizontal. If necessary, slacken the clamp screw on the deflection coil assembly, rotate as appropriate, and retighten the clamp.

If the display height is incorrect, adjust the preset Height or V. Amp control on the CRT drive board.

If the display width is incorrect, adjust the ferrite slug in the Width or H. Amp inductor. Use the correct tool when making this adjustment, or the slug may be damaged.

If the overall display is not centralized, adjust the two shift ring magnets on the deflection coil assembly.

The combined use of these last three adjustments should result in a display pattern which is centralized and approximately fills the screen.

5.7 PIN-CUSHION ADJUSTMENT

If appreciable pin-cushion distortion occurs, the procedure for minimizing it may differ on some models. Do not make any adjustments unless substantial correction is necessary.

If the deflection unit has bar magnets for pin-cushion correction, adjust these by bending them forward and towards the CRT to obtain straight vertical edges on the display pattern. Then adjust ring magnets on the pegs around the display coils, rotating them as necessary to obtain horizontal top and bottom edges on the display. Each of the magnet positions affects one corner or one edge of the display. In the corners of the display it may not be possible to obtain straight horizontal and vertical lines simultaneously on

the test pattern, in which case always adjust for best possible horizontal straightness.

After adjustment, the magnets should be re-locked with suitable cement.

5.8 LINEARITY AND POSITION ADJUSTMENT

Check the displayed pattern for reasonable horizontal linearity. If obvious differences exist between cell widths at the centre and edges of the display, slacken the deflection coil clamp screw and adjust the linearity sleeve forwards or backwards. Check the display rotation before retightening the clamp.

The vertical spacing between the key legends should correspond exactly to the printed line spacing. If necessary, carefully adjust the display height to achieve this. The display should fill the screen with all details clearly visible: if necessary, make further slight adjustments to the shift ring magnets and width inductor. When set correctly, the key legends should appear in the lower half of their display "windows", when viewed from a position approximately 60cm directly in front of the CRT. If necessary, adjust the linearity presets in conjunction with the height control to obtain this condition for all keys simultaneously. (These presets are labelled Gen. Lin, Bott. Lin or F. Lin.)

Finally, adjust the Focus control for best possible focus at the 4 corners of the test pattern.

5.9 CHARACTER GENERATOR

5.9.1 To test the correct operation of the Character Generator circuits, press Main Index followed by Code 0.1 then Enter. Two versions will be displayed of each upper case letter, lower case letter, numeral and punctuation mark, the lower version being enclosed between two lines. Ensure that these two versions match exactly. The lower line of the display should read

NOTE 'Prom 1' displayed in top righthand corner.*

Not applicable to some early models.

- 5.9.2 Press the Enter key to obtain a display of all large-size characters, these being constructed mosaic-wise from special character shapes. Ensure that each character is displayed correctly.
- 5.9.3* Press Enter. Note 'Prom 2' displayed in top righthand corner. Display should show characters as in 5.9.1, omitting the capacitor.
- 5.9.4* Press Enter. Large characters should be displayed as in 5.9.2.
- 5.9.5* Press Enter. Two columns of Bar Graphs should be displayed, the righthand column showing a centre mark. The length of the bar shown should increase from just under 50% at the top of the screen to about 60% at the bottom.
- 5.9.6 Press Main Index, followed by CONNECTIONS, and ensure all circuit symbols are displayed correctly.

5.10* RAM AND KEYBOARD TESTS

Press Main Index, followed by Code 0.3, then Enter to perform a self-test on the normal (volatile) RAM and the screen RAM.

If no failures occur, the instrument will return to the previous set up conditions. Otherwise a message will appear giving the location of the failure.

Press Code 0.4, then Enter to obtain a Keyboard test pattern. Press each key in turn, finishing with Main Index, to ensure correct operation without bouncing. Press Main Index again to exit from this test.

If it is required to check the Trigger socket, connect the lead or fixture normally used. Press Code 0.4 again, then Enter. Operate the switch on the lead or fixture and check that the effect is the same as pressing the Trigger button on the Analyzer.

5.11 EPROM TEST

Press Code 0.5, Enter, to perform self-test of the main software EPROMS. A cyclic redundancy signature is obtained for each EPROM in turn and its status displayed on the screen. Press Main Index to exit from test.

Not applicable to some early models

5.12 TEST CONDITIONS

Press Main Index and select NORMAL.

Select Hold, Rep and Norm.

Press Code 6 and Enter to set the Analyzer to range 6.

Select C, R and Parallel.

5.13 SIGNAL SOURCE BOARD

Set frequency to 8.0kHz, level to 10mV ac, bias to 0.0Vdc and select Bias OFF.

Using the screened lead (item 4.16), connect the Oscilloscope to the orange measurement terminal. With range 6 retained, check that the display on the Oscilloscope is a sinewave of approximately 30mV p-p, with a dc error not exceeding $\pm 10\text{mV}$. Some hf noise is permitted, not exceeding 30mV p-p, with an Oscilloscope bandwidth of 20MHz.

5.13.1 Bias Setting and Power-Up Check

Switch power off. While monitoring the output on the Oscilloscope, switch on the power. After the initial spike (lasting about 0.5 seconds), the output should remain within ± 100 mV before returning to the previous signal conditions. Previously selected display settings should be retained. Switch power off. Connect the DC Voltmeter between TPO1 (+ve) and TPO2 on the Signal Source board. Switch power on. The DC Voltmeter reading should be 50mV ± 10 mV. If necessary, adjust Set Bias (preset R542) on the Signal Source board.

Connect the Frequency Counter (item 4.5) to the yellow measurement terminal. Set level to 1.00V ac. The frequency reading should be between 7999.2 and 8000.8Hz.

Switch the Analyzer on and off a number of times and check that the non-volatile display settings are retained. A self-check is performed at power-up and any corruption causes the display to revert to the Main Index mode, with an indication of the memory area that has failed.

5.13.2 Level Setting

Ensure Hold is selected. Key Code 5, Enter, to select range 5. Set level to 1V ac. Set frequency to 1.2kHz. Using a screened lead, connect the AC Voltmeter to the yellow measurement terminal. Check that the reading is $1.00V \pm 0.5\%$. If necessary, adjust Set Level (preset R506).

FIG C.D

Set the level to each of the following values and check that the Voltmeter reading is always within the specified limits.

10, 20, 30, 40, 70, 80mV	±2mV
150, 160mV	±3mV
310, 320, 500mV	±5mV
2.5V	2.4625 - 2.5375V
5.0V	4.925 - 5.075V

5.13.3 Source Impedance

Reset level to 1.00Vac. Temporarily replace the Oscilloscope by a $10\Omega~0.1\%$ resistor (item 4.7). The AC Voltmeter reading should be between 800~ and 820mV. Press Code 1 and Enter to select range 1. The level display should change from 1.00V to 100mA and the AC Voltmeter should read between 812~ and 855mV. Remove the $10\Omega~$ resistor and reconnect the Oscilloscope.

5.13.4 Frequency Response

Press Code 3, Enter, to select range 3. Select 20Hz and then step upwards through each frequency in turn. At each step, check the Oscilloscope display for a sine wave of approximately the correct frequency and ensure that the AC Voltmeter reading is between the following limits:

20	&	25Hz	0.95	-	1.05V
30Hz	-	120kHz	0.975	-	1.025V
		150kHz	0.965	_	1.035V
		200kHz	0.94	-	1.06V
		300kHz	0.90	_	1.10V

The value of C507 (33, 36 or 39pF) is selected during manufacture to achieve the 150kHz to 300kHz values.

5.13.5 Output Coupling Capacitor

Select 20Hz. Replace the Oscilloscope by a $500\mu F$ capacitor (item 4.8). The level should not fall below 0.9V. Disconnect the capacitor, AC Voltmeter and Counter.

5.14 BRIDGE BOARD

5.14.1 Bias Setting

Switch off power, and connect DC Voltmeter (item 4.2) between TPO1(+ve) and TPO2 on the Bridge board. Switch power on and check that the Voltmeter reading is 50mV $\pm 10\text{mV}$. If necessary, adjust Set Bias (preset R845). Transfer the DC Voltmeter to TPO3 and TPO4* on the Bridge Board. The reading should be OV $\pm 10\text{mV}$ dc. If necessary, adjust R896. Switch off power, and disconnect DC Voltmeter.

5.14.2 Neutralizer Tuning

Connect the AC Voltmeter (item 4.3) to the brown measurement terminal, using a screened lead (item 4.16). If the Voltmeter has a bandwidth exceeding 1MHz, insert the Low-pass Filter (item 4.4) in the input lead, close to the Voltmeter. Connect the $5.12k\Omega$ Standard (see 4.10) between the red and orange measurement terminals.

Set frequency to 60kHz, level to 3.00Vac, and select Hold and Rep. Key in Code 6, Enter, to select range 6. If Range No. is not displayed, turn it on by keying Code 9, Enter.

Key in Code 7, Enter, to select range 7. This should cause the reading to blank and RANGE ERROR message to appear. The Voltmeter reading should be less than 4.0mV. If necessary, adjust Set Neutralizer (preset R874) on the Bridge board for minimum Voltmeter reading.

- On Bridge boards before issue G, TPO3 and TPO4 are not fitted. The two measurement points are:
 - (i) The junction of R895 and R896 (fitted in position R814 and TR813 respectively).
 - (ii) The junction of R813 and R868.

Using the key, step the frequency downwards to 2kHz. At each step, check that the Voltmeter reading does not exceed the following limits:

40 - 60kHz	4.OmV	
30kHz	2.2mV	
15 - 25kHz	2.OmV	If necessary, the Low-pass Filter
3.0 - 12kHz	0.9mV	bandwidth may be reduced by a factor of
2.0 - 2.5kHz	3.OmV	10 for frequencies of 20kHz and below

Set frequency to 75kHz. The Analyzer should automatically select range 6. Using the key, check at each frequency up to 300kHz that the Voltmeter reading does not exceed 1.35mV. If necessary, re-adjust R874 to bring all readings within limits. Note that if the first part of this test is to be repeated, range 7 must be re-selected after setting the frequency to 60kHz or below.

5.14.3 Range 1 Input Impedance

With the test equipment connected as for the previous test, replace the $5.12 k\Omega$ Standard by a short-circuit between the inners of the red and orange measurement terminals. Key in Code 1, Enter, to select range 1. The drive level should change to 100 mA. Set the frequency to 20 kHz and check that the Voltmeter reading does not exceed 30 mV. Disconnect the AC Voltmeter.

5.15 DETECTOR

5.15.1 Attenuators and DC Level

Using a suitable test probe, connect Oscilloscope to TPO2 on the Detector board, making the ground connection to the Detector board screen plate mounting screw. Connect the 640Ω Standard. Enter Code 4 to select range 4.

Set frequency to 1.0kHz, level to 5.00Vac and speed to Fast. The Oscilloscope should display a sinusoidal signal, switching rapidly between two levels. The larger level should be between 1.9 and 2.5V p-p.

Repeat this test with levels of 2.35V, 1.1V, 520mV and 140mV. Some dc shift may occur as the level is reduced. Ensure that the combined peak signal + dc shift does not exceed ±4V total when the level is set to 140mV.

5.15.2 Filters

Set level to 2.35 Vac. Set frequency to the following values in turn, in each case ensuring that the larger displayed level is between 1.9 and 2.5 V p-p.

30Hz	1.2kHz	50kHz
80Hz	3.0kHz	120kHz
200Hz	8.0kHz	300kHz
500Hz	20kHz	

5.15.3 A-D Converter Waveform

Set speed to Norm and frequency to 40kHz. Transfer the Oscilloscope probe to TPO3 on the Detector board. Set the Oscilloscope sensitivity to 1V/division, dc-coupled, and the timebase to 5ms/division.

Connect the timebase synchronizing input to TPO4 and adjust the Oscilloscope to trigger on the -ve going edge of the TTL level pulse present at this point. The Oscilloscope will now display the charge balancing waveforms of the A-D converter. A complete measurement sequence comprises 6 separate measurements, each giving slightly different waveforms and these will appear in succession superimposed on one another. Each waveform should comprise an initial period of 40ms (50ms for 60Hz instruments) during which the voltage oscillates between a maximum of 3.2V and a minimum of 1.8V. The voltage should then fall in approximately 1.5ms to between 0 and -0.2V before returning to 2.5V for 1ms and then repeating (see Fig. 5.1).




Fig. 5.1 A-D Converter Waveform

Set frequency to 15kHz and ensure these timings are maintained.

Set frequency to 1kHz. The voltage should now oscillate at twice the previous frequency and the amplitude of these oscillations should be half of their original value.

Set speed to Fast and check that the initial charge-balancing period changes to 5ms.

Set speed to Slow and change timebase setting to 20ms/division.

The Slow sequence comprises 4 measurements at 200ms and 4 measurements at 100ms. Set frequency to 100kHz and check that these timings become 100ms and 50ms respectively.

Disconnect the Oscilloscope.

5.15.4 Overload Detectors

Select Slow and set frequency to 1.5kHz. With Hold selected, enter Code 5 to select range 5.

Connect the 470Ω Standard between the red and orange measurement terminals.

Set level to 0.92Vac and check that measurement result is blanked.

Inspect the 'measure busy' asterisk (screen top left) and check that it blinks regularly at a rate of approximately 1 per second.

Set level to 1.10Vac and check that the regular blinking is replaced by either a faster irregular blink or a steady asterisk.

Set frequency to 20Hz, check that result is blanked, and that asterisk blinks at a rate of 1 per second.

Set level to 4.3Vac and check that faster blinking or a steady asterisk occurs.

5.16 ACCURACY TESTS

IMPORTANT. Do not attempt any part of these checks unless the test equipment and all the Standards are available. In particular, HF Phase adjustments are inter-dependent: do NOT perform either 5.16.3 or 5.16.10 unless both operations can be completed. It is also vitally important that all trimming operations are made with any connecting leads arranged exactly as they will be for measurement checks. If the leads are changed or moved in any way, the trimming operation must be repeated.

Trimming removes the effect of shunt impedances on high-impedance ranges and series impedance on low-impedance ranges. If Standards are only 2-terminal, the outside connectors must be removed completely (this applies to high impedances: on low-impedance ranges, 4-terminal connections are essential).

Connect the short screened leads that are to be used for connecting Standards.

5.16.1 Initial Trim - 0/C

Key in Code 9.1, Enter, to clear down the non-volatile memory. Select NORMAL and set speed to Slow. Set frequency to 10kHz. Select C, G, Parallel and Rep.

Key in Code 9, Enter, to obtain a display of the currently selected measurement range. This should be 8.

Check that the residual capacitance reading does not exceed 8.8 pF, with parallel conductance reading not exceeding $\pm 10 nS$.

Press Trim 0/C followed by Trigger to initiate the Auto-Trim process. When this is complete (allow 10-15 seconds), the display should show 0.0fF $\pm 2fF$ and 0.0nS $\pm 0.04nS$.

5.16.2 Initial Trim - S/C

Connect a 4-terminal short circuit (see Fig. 4.2). The Analyzer should Autorange to range 1, the drive level changing to 100mA.

Select L, R and Series.

Check that the residual inductance and resistance readings do not exceed 350nH and $20m\Omega$ respectively.

Press Trim S/C followed by Trigger. When the Auto-Trim process is complete, the display should show 0.0nH ± 0.4 nH and O μ ohm $\pm 30\mu$ ohms.

5.16.3 HF Phase (ranges 1-6)

Select Hold and key Code 4, Enter, to select range 4.

Set speed to Slow and connect the 80Ω Standard, ensuring that the leads are not moved (the slightest movement will cause a greater change than the $0.1\mu H$ permitted).

The series inductance reading should be exactly $0.00\mu H$. If necessary, adjust HF Phase (R811) on the Bridge board.

Set frequency in turn to 30kHz, 100kHz and 300kHz. In each case, the inductance reading should not exceed $\pm 0.1 \mu H$.

5.16.4 Measurement Speed Correlation

Re-set frequency to 10kHz and note exact resistance reading. Select Fast. The inductance reading should be $0.0\mu H$ and the repeated resistance readings should not vary by more than 0.02Ω , each reading being within 0.02Ω of the value noted.

Select Norm. The inductance reading should be $0.0\mu H$ and the repeated resistance readings should not vary by more than 0.005Ω , each reading being within 0.005Ω of the value noted.

5.16.5 System Linearity & Distortion

Repeat the 0/C Trim and S/C Trim procedures (see 5.16.1 and 5.16.2). Select Auto, C, D, Parallel and Slow. If range number is not displayed, key Code 9, Enter.

Connect the 20nF Polystyrene Standard.

Set frequency to $10 \, \text{kHz}$ and check that range 5 has been selected. Note the exact C and D readings.

Set frequency to 12kHz and use the key to step the frequency downwards to 1.5kHz. At each step, check that:

- a) range 5 remains selected
- b) the change in C reading from the noted value, and the change in C reading from the previous step, do not exceed the limits shown in Table 5.1
- c) the D reading, and the change in D reading from the previous step, do not exceed the limits shown in Table 5.1.

Note: The value of C818 (1nF, 1n2 or 1n5) is selected during manufacture to achieve correct D readings on range 5. If it needs to be changed, repeat 5.16.3 and the above tests (5.16.5).

Set frequency to 1kHz. Check that range 6 has been selected, and note the exact C reading. Repeat the above test, stepping frequency from 1.5kHz down to 200Hz, and applying the test limits shown in Table 5.2.

Set frequency to 150Hz. Check that range 7 has been selected, then select Hold and note the exact C reading. Repeat the above test, stepping frequency from 200Hz down to 20Hz, and applying the test limits shown in Table 5.3. Ignore RANGE ERROR which shows at 20Hz.

Set frequency to 20kHz and select Auto. Check that range 4 has been selected, and note the exact C reading. Set frequency to 12kHz and use the key to step the frequency upwards to 100kHz. At each step, check that range 4 remains selected, and that the changes in C and D readings conform to the limits shown in Table 5.4 as for previous tests.

Set frequency to 120kHz. Check that range 3 has been selected, then select 100kHz and note the exact C reading. Repeat the above test, stepping frequency from 100kHz to 300kHz and applying the test limits shown in Table 5.5.

Table 5.1 (Range 5)

FREQUENCY (kHz)	C LIMIT (±nF)	D LIMIT(±)
12	.002	.0004
10	Reference	.00035
8	.0020	.00030
6	.0020	.00030
5	.0020	.00030
4	.0020	.00025
3	.0025	.00025
2.5	.0030	.00025
2	.0040	.00015
1.5	.0040	.00015

Table 5.2 (Range 6)

C LIMIT (±nF)	D LIMIT(±)
.0020	.00015
.0020	.00015
Reference	.00015
.0020	.00015
.0020	.00015
.0020	.00015
.0020	.00015
.0030	.00030
.0040	.00030
.0040	.00030
	.0020 .0020 Reference .0020 .0020 .0020 .0030 .0040

Table 5.3 (Range 7)

FREQUENCY (Hz)	C LIMIT (±nF)	D LIMIT(±)
200	.0020	.00030
150	Reference	.00035
120	.0020	.00040
100	.0020	.00040
80	.0025	.00045
60	.0030	.00055
50	.0040	.00060
40	.0040	.00070
30	.0060	.00090
25	.0080	.00100
20	.0100	.00120

Table 5.4 (Range 4)

FREQUENCY (kHz)	C LIMIT (±nF)	D LIMIT(±)
12	.002	.0004
15	.002	.0004
20	Reference	.0005
25	.006	.0008
30	.006	.0010
40	.008	.0014
50	.010	.0020
60	.015	.0020
75	.015	.0025
100	.020	.0030

Table 5.5 (Range 3)

FREQUENCY (kHz)	C LIMIT (±nF)	D LIMIT(±)
100	Reference	.0030
120	.03	.004
150	.03	.004
200	.04	.005
300	.08	.008

5.16.6 S/C Trim Interpolation

Re-connect the 4-terminal short circuit as in Fig. 4.2.

If the range number is not displayed, key Code 9, Enter.

Select Auto, Z, Vac and Slow.

Check that range 1 has been selected.

Set frequency to 10kHz and level to 100mA.

During this test, and 5.16.7, ensure that the leads are not moved.

Press Trim S/C, followed by Trigger, to initiate the Auto-Trim process. When this is complete, set frequency to 20Hz and then step through to 10kHz. At each frequency, check that the Z reading does not exceed the following values:

20Hz - 50Hz	250µohms
60Hz - 5kHz	125µohms
6kHz	150µohms
8kHz	200µohms
10kHz	50µohms

Set level and frequency as shown below and, for each combination, check that the Z reading does not exceed the value shown:

Level (mA)	Frequency	Impedance	Range
25	20 Hz	250 μohms	1
25	10kHz	80 μohms	
5	20 Hz	1.00mohm	2
	10kHz	0.40mohm	2

Select L, R and series. Set level to 100mA.

Step frequency from 12kHz to 300kHz. At each frequency ensure that the L and R readings do not exceed the following values (Range 1 selected):

FREQ (kHz)	L max (±nH)	R max (±mΩ)
12	4.0	0.30
15	. 4.0	0.38
20	4.0	0.50
25	4.0	0.63
30	4.0	0.75
40	4.0	1.00
50	4.0	1.25
60	4.0	1.50
75	4.0 1.90	
100	4.0	2.50
120	4.0	3.0
150	4.0	3.8
200	4.0	5.0
300	4.0	7.5

At 300kHz only, repeat this test with level set to 25mA (test limits ± 4 nH and ± 7.5 m Ω) and with level set to 5mA (test limits ± 20 nH and ± 38 m Ω).

5.16.7 Low Impedance Accuracy (10kHz)

After performing the previous test, select Hold.

Set frequency to 10kHz and level to 100mAac.

Select each of the following range and Standard combinations in turn, using the corresponding Code no. to select each range. In each case, ensure that the R reading corresponds to the known Standard value, within the tolerance shown, and that the L reading does not exceed the tolerance and limits shown. Ignore RANGE ERROR which appears on range 2 with 1Ω selected.

Range No	Standard	R Tolerance	L Limit*		*
			Min		Max
			. 05	1.	1.25 mU
1	1Ω	$\pm .0004\Omega$ (± 0.4 m Ω)	+25	to	+35nH
2	1Ω	$\pm .0004\Omega$ (± 0.4 m Ω)	+23.5	to	+36.5nH
2	10Ω	±.002Ω	-5	to	+45nH
3	10Ω	±.002Ω	- 5	to	+45nH
3	80Ω	±.024Ω	-230	to	+270nH
4	80Ω	±.024Ω	-0.05µH	to	+0.05µH
4	640Ω	±.200Ω	-3.5µH	to	+2.6µH

Level	Range	Standard	R Tolerance	L Li	mit*
Vac	No.	(ohms)	(ohms)		Max
5.00 2.35 520mV 140mV 50mV	4 4 4 4	640 640 640 640 640	0.24 0.24 0.24 0.24 0.24	-4.ОµН -4.ОµН -4.ОµН -4.ОµН -4.ОµН	+3.1μH +3.1μH +3.1μH +3.1μH +3.1μH

5.16.8 Low Impedance Accuracy (100Hz)

Set level to 1.00Vac.

Select range 1 and check that level changes to 100mAac.

Set frequency to 100Hz, then repeat the whole of section 5.16.7 with the following test limits:

	_		
Range No	Standard	R Tolerance	L Limit
1	1 Ω	$\pm .0004\Omega \ (\pm .4m\Omega)$	±0.50μΗ
2	1Ω	$\pm .0004\Omega$ ($\pm .4m\Omega$)	±0.5μH
2	10Ω	±. 002Ω	±5.00μΗ
3	10Ω	±. 002Ω	±5.0μΗ
3	80Ω	.024Ω	±40µH
4	80Ω	.024Ω	±40µH
4	640Ω	. 20Ω	±305µH

 $[\]star$ Figures quoted assume Standard resistors have a self-inductance of 20nH relative to reference S/C except that, in the case of the 640-ohm resistor, a self-capacitance of 1pF is assumed. Other Standards may differ.

Level	Range	Standard	R Tolerance	L Limit
Vac	No	(ohms)	(ohms)	(μΗ)
5.00 2.35 520mV 140mV 50mV	4 4 4 4	640 640 640 640	0.24 0.24 0.24 0.24 0.24	±355 ±355 ±355 ±355 ±355

5.16.9 O/C Trim Interpolation

Remove all connections from the measurement sockets.

If the range number is not visible, key Code 9, Enter.

Select Auto, Y, Iac and Slow.

Set frequency to 10kHz and level to 5.00V.

Check that range 8 has been selected.

Press Trim 0/C, followed by Trigger, to initiate the Auto-Trim process. When this is complete, set frequency to 20Hz and then step through to 10kHz. At each frequency, check that the Y (admittance) reading does not exceed the following limits:

Frequency	Admittance (nS)
20-50 Hz	0.20
60-1k Hz	0.10
1.2kHz	0.12
1.5kHz	0.15
2 kHz	0.20
2.5kHz	0.25

Frequency	Admittance (nS)
3kHz	0.10
JKIIZ	0.10
4kHz	0.40
5kHz	0.50
6kHz	0.60
8kHz	0.80
10kHz	1.00

Level (mV)	Frequency	Admittance (nS)	Range
250	20 Hz	0.2	8
250	10kHz	1.0	8
50	20 Hz	1.0	7
50	10kHz	5.0	7

Select C, G and Parallel. Set level to 5.00V.

Step frequency from 12kHz to 300kHz. At each frequency, check that correct range is selected and that the C and G readings do not exceed the following values:

FREQ (kHz)	RANGE	C Max	G Max
12	7	±10fF	±0.9nS
15	7	±25fF	±2.4nS
20	7	±25fF	±3.2nS
25	7	±25fF	±4.0nS
30	7	±25fF	±4.5nS
40	7	±25fF	±6.0nS
50	7	±25fF	±8nS
60	7	±10fF	±5nS
75	6	±0.05pF	±100nS
100	6	±0.05pF	±30nS
120	6	±0.05pF	±0.15μS
150	6	±0.05pF	±0.19µS
200	6	±0.05pF	±0.25µS
300	6	±0.05pF	±0.19μS

Level (mV)	Frequency (kHz)	Range	C Max	G Max
250	60	7	±50fF	±20nS
250	300	6	±0.1pF	±0.19μS
50	60	6	±0.40pF	±150nS
50	300	5	±0.80pF	±1.5μS

5.16.10 High Impedance Accuracy (10kHz)

NOTE: If separate Standard capacitors are available for D factor measurements, select these whenever a D measurement is required throughout test clauses 5.16.10 and 5.16.13. Use the Silver Mica Standards for all measurements of C value.

After performing the previous test, select Hold, C, D and Parallel.

Set frequency to 10kHz and level to 1.00Vac.

Select range 7 and connect the 385pF Standard capacitor.

The D reading should correspond exactly with the known D value of the capacitor at 10kHz, with a variation due to measurement noise not exceeding ± 0.00005 . If necessary, adjust Range 7 Phase (C844) on the Bridge board. Check that the C reading is within ± 0.15 pF of the known Standard value. Disconnect the brown and yellow measurement leads at the Analyzer end. If the Standard is 4-terminal, connect all four outers together at the Standard end of the leads. Check that the change in C reading does not exceed ± 0.04 pF and that the change in D reading does not exceed ± 0.00015 .

Re-connect the brown and yellow measurement leads to the Analyzer and, if the four outers were linked at the Standard end, remove the link.

Select each of the following range and Standard combinations in turn, using the corresponding Code No. to select each range. In each case, check that the C and D readings correspond to the known Standard values within the tolerances shown.

Range No	Standard	C Tolerance	D Tolerance
6	385pF	±0.17pF	±.00045
6	3.08nF	±0.0012nF	±.00040
5	3.08nF	±0.0014nF	±.00045
5	24.6nF	±0.010nF	±.00040

With range 5 held, connect the 640Ω Standard. Select C, R and Parallel.

Check that the R reading corresponds to known Standard value $\pm 0.20\Omega$ with a C reading between the limits -6.5 to +8.5pF. (See footnote on page 5-19).

5.16.11 High Impedance Accuracy (100Hz)

With settings retained from the previous test, set frequency to 100Hz. Select each of the following range and Standard combinations in turn. In each case, check that the R reading corresponds to known Standard value within tolerance shown, with a +ve or -ve C reading not exceeding the limit shown.

Range I	lo Standard	R Tolerance	C Max
5	640Ω	±0.20Ω	0.75nF
5	5.12kΩ	±0.0016kΩ	0.09nF
6	5.12kΩ	±0.0016kΩ	93pF

Select C, D and Parallel.

Select the following range and Standard combinations in turn.

In each case, check that the C and D readings correspond to the known Standard values within the tolerances shown. Ignore the RANGE ERROR message which appears for the first and third measurements.

Range No	Standard	C Tolerance	D Tolerance
6 7	24.6nF 24.6nF	±.011nF ±.010nF	±.00045 ±.00040
7	3.08nF	±.0014nF	±.00045

5.16.12 Range 8 Accuracy (High Frequency)

Connect the 43pF (or 47pF) Standard between the Red and Orange measurement sockets.

Set the frequency to 10kHz and the level to 1.00Vac.

Select C, G, Parallel, Hold and Slow.

Select measurement range 8.

Temporarily disconnect the Red measurement lead at the Standard end and perform an O/C trim.

Check that the C reading does not exceed $\pm 2fF$ and that the G reading does not exceed $\pm 0.04nS$. Re-connect the Red measurement lead and select C, D.

The D reading should correspond exactly with the known D value of the Standard, with a variation due to measurement noise not exceeding ± 0.00005 . If necessary, adjust Range 8 Phase (R809) on the Bridge board.

Note: The value of R808 (1k3, 2k2, 3k0) is selected during manufacture to centralise the range of R809. If it needs to be changed, repeat the 0/C trim before adjusting R809.

Check that the C reading is within ±0.022pF of the known Standard value.

5.16.13 Range 8 Accuracy (Low Frequency)

Set the frequency to 100Hz and the level to 1.00Vac.

Remove all connections from the measurement sockets and perform an O/C trim.

Check that the C reading does not exceed $\pm 0.02 pF$ and that the G reading does not exceed $\pm 0.01 nS$.

Connect the 3.08nF Standard. Check that the C and D readings are within ± 0.0012 nF and ± 0.00040 , respectively, of the known values. Disconnect the Standard.

5.17 20V BIAS BOARD

5.17.1 Voltage Setting

Ensure that the Bias link is fitted to the Analyzer. Select Code 9.1, Main Index, Normal, 10kHz, Rep and Bias ON.

Connect DVM (Item 4.2) between bias link +ve and screen of Orange socket. Set Bias to 0.0V. When the DC VOLTAGE NOT SET message has extinguished, check that the DVM reading is 0 ± 5 mV. If necessary, adjust R1612.

Set Bias to 20V. When the DC VOLTAGE NOT SET message has extinguished, check that the DVM reading is 20V ± 0.02 V. If necessary, adjust R1614.

Repeat these last two tests until both conditions are met.

Connect the DVM between centre and ground of Orange socket.

Set bias to each of the following values in turn and check that every reading lies within the limits shown.

SETTINGS	MINIMUM	MAXIMUM
5 V	4.84	5.16
10 V	9.74	10.26
20 V	19.54	20.46
0.00	-0.060	0.060
0.1V	0.038	0.162
0.2V	0.136	0.264
0.3V	0.234	0.366
0.4V	0.332	0.468
0.7V	0.626	0.774
0.8V	0.724	0.876
1.5V	1.41	1.59
1.6V	1.51	1.69
3.1V	2.98	3.22
3.2V	3.08	3.32

Select Bias OFF.

5.17.2 Hold Filter

Select 20Hz and connect BNC link between Red and Orange sockets. Check that the DC VOLTAGE NOT SET message does not come on during the next few seconds.

Remove the BNC link.

5.17.3 Hold Threshold

Connect Bias link +ve to inner of Orange socket.

Select Hold, and key in Code 4, Enter, to select range 4.

Select 10kHz, 2.6Vdc and Bias ON.

Check that the DC VOLTAGE NOT SET message is extinguished and that no other messages appear.

Insert the 140 mV source (Item 4.14) between the Bias link and the Orange socket (negative to socket).

Check that DC VOLTAGE NOT SET appears and extinguishes cyclically.

Select 7.4Vdc on Analyzer and check that DC VOLTAGE NOT SET does not show.

Remove the 140mV source, reconnecting the Bias link to the Orange socket.

Check that DC VOLTAGE NOT SET remains extinguished.

Select Bias OFF and disconnect the link.

5.17.4 Leakage Current

Connect the 640-ohm Standard.

Select 2.3Vdc and Bias ON.

Check that DC VOLTAGE NOT SET extinguishes within a few seconds. The message will periodically re-appear and extinguish as the bias level is corrected.

Select Bias OFF.

5.17.5 Measurement Accuracy

Connect the 20nF Standard.

Select Code 9.1, Normal, 20Vdc, Slow, C, D and Trigger.

Note the C and D readings.

Select Bias ON and Trigger in quick succession. When new readings appear, check that they are within 0.002nF and 0.0001 of those readings noted without Bias applied.

Select Rep.

Disconnect the 20nF Standard.

5.17.6 Dielectric Storage

With 20Vdc still applied, select 10mVac and connect the $100\mu F$ Capacitor between inners of Red and Orange sockets (positive to Orange).

Connect Oscilloscope to Yellow socket with screen as reference. Set Oscilloscope to 20mV/division, 2ms/division, dc coupled.

Select Bias OFF.

Check that once the Bias level has initially fallen to OV, the dc level shown on the oscilloscope does not exceed ± 80 mV during the following ten seconds and, furthermore, that during the same ten seconds the DC VOLTAGE NOT SET message does not re-appear.

Remove 100µF capacitor and oscilloscope.

5.17.7 Link Status Detector

Select 0.1Vdc and remove Bias link.

Select Bias ON and check that BIAS LINK NOT FITTED and Bias OFF messages appear.

5.17.8 External Bias Supply

Connect DVM between Bias link positive (+) and inner of Orange measurement socket (-).

Select 20Vdc.

Observing polarity, replace the Bias link with the external DC Supply set to $30V \pm 0.1V$ as displayed on DVM.

Check that EXTERNAL BIAS SUPPLY message appears.

Select Bias ON.

Wait for the DC VOLTAGE NOT SET message to extinguish.

Check that the DVM reads between -1.06V and +1.06V.

Select Bias OFF.

Remove External DC Supply and replace Bias link.

6.1	CPU & TV	PCB			
Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
R300 R301 R302 R303 R304 R305 R306 R307 R308 R309 R310 R311 R312 R313 R314	4k7 4k7 100R 1k0 1k0 2k2 1k0 560R 470R 470R 1k2 1k2 20k 39k 1k0	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		SIL N/W Film Film Film SIL N/W Film Film Film Film Film Film Film Film	Hitech L109 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Hitech L109 Mullard SFR25 A. Bradley E4A203 Mullard SFR25 Mullard SFR25
C300 C301 C302 C303 C304 C305 C306 C307 C308 C309 C310 C311 C312 C313 C314 C315 C316 C317 C318	220µ 1n 220p 220p 100n 100n 100n 100n 100n 100n 100n 10	-20,+80 20 20	10V 500V 500V 500V 63V 63V 63V 63V 63V 63V 63V 63V 63V 63	Electrolytic Ceramic Disc	Mullard 031 34221 ITT CD08/K2 ITT CD08/K1 ITT CD08/K1 Siemens B37449
IC300 IC301 IC302 IC303 IC304 IC305 IC306 IC307 IC308 IC309 IC310 IC311 IC312 IC313	DM81LS SN74LS SN74LS	5138N 526N 12-ACZ PU PS 574AN 5245N 5244N 5244N 509N 5P		Regulator	National National Texas Texas National Zilog Texas

(CPU & TV PCB - Continued)

Ref	Value	Tol(%)	Rating	Туре	Suppl	lier & T	ype No.
IC314 IC315 IC316 IC317 IC318 IC319 IC320 IC321 IC322 IC323 IC324 IC325	SN74LS3 SN74LS3 P2114A- P2114A- SN74LS3 SN74LS3 SN74LS3 SN74LS3 SN74LS1 Program	157N 157N -6 -6 244N 373N 74AN 161AN 166N				4/25673	item 35 item 36
IC326 IC327 IC328 IC329 IC330 IC331 IC332 IC333 IC334 IC335 IC336 IC337	Not fit SN74LS3 SN74LS0 SN74LS1 SN74LS1 SN74LS3 SN74LS3 SN74LS0 SN74LS0 SN74LS0 SN74LS0	ted 32N 38N 30N 32N 32N 32N 22N 44N			Texas	786 / 8 S x 1 S x 2 S x 1 S x	Telli 30
D300 D301	1N4002 BZX79 C	5V6		Diode Diode	I.R. Mulla	rd	
TR300	2N2369A			Transistor	Mulla	rd	
PL301	64-wa y	Indirect Ma	ale Connec	ctor	Vero :	17-2876D	
S300	MDP	Switch 69	9955B		ITT		

6.2 ME	MORY BOARD MkI PCB	}		
Ref	Value Tol(%)	Rating	Туре	Supplier & Type No.
R200 R201 R202 R203 R204 R205 R206 R207 R208 R209 R210 R211	1k0 5 4k7 4k7 4k7 47k 5 100R 4k7 5 1k0 5 1k0 5 1k0 5 2k7 5 10k 5		Film SIL N/W SIL N/W SIL N/W SIL N/W Film Film Film Film Film Film Film	Mullard SFR25 Hitech 4019 Hitech 4019 Hitech 4019 Hitech 4019 Mullard SFR25
R227	4k7 5		Film	Mullard SFR25
R232	4k7 5		Film	Mullard SFR25
C200 C201 C202 C203- C212 inc	10μ 100n 10μ 100n	25V 25V	Electrolytic Ceramic Disc Electrolytic Ceramic Disc	Mullard 030 36109 Siemens B37449 Mullard 030 36109 Siemens B37449
C213 C214- C218 inc C219	22µ 100n 47p 10	10V 500V	Tantalum Bead Ceramic Disc Ceramic Disc	ITT TAG 22/10V Siemens B37449 ITT CD08/WK
IC200 IC201 IC202 IC203-	SN74LS245N SN74LS09N SN74LS09N			Texas Texas Texas
IC212 inc IC213 IC214 IC215 IC216 IC217 IC218 IC219 IC220 IC221 IC222 IC223 IC223	SN74LS138N SN74LS139N SN74LS139N SN74LS138N SN74LS138N DM81LS96N SN74LS175N SN74LS08N SN74LS32N SN74LS32N P2114A-6 P2114A-6		Programmed	WK DV4/25673 items 4-13 inc. Texas Texas Texas Texas Texas National Texas
IC233 IC234 IC235	μPD444/6514 μPD444/6514 LM78L05ACZ			NEC NEC National
PL200	64-way Indirect M	Male Conne	ctor	Vero 17-2876D
PL202	64-way Indirect M	Male Conne	ctor	Vero 17-2876D

6.3	MEMORY BOARD MkI	I PCB		
Ref	Value Tol(%) Rating	Туре	Supplier & Type No.
R200 R201 R202 R203 R204 R205 R206 R207 R208 R209 R210 R211 R212	1k0 5 4k7 4k7 4k7 47k 5 100R 5 4k7 5 1k0 5 1k0 5 2k7 5 10k 5 39R 5		Film SIL N/W SIL N/W SIL N/W Film Film Film Film Film Film Film Film	Mullard SFR25 Hitech L109 Hitech L109 Hitech L109 Mullard SFR25
R227	4k7 5		Film	Mullard SFR25
R232	4k7 5		Film	Mullard SFR25
C200 C201 C202 C203 C204 C205 C206 C207 C208 C209 C210 C211 C212 C213 C214 C215 C216 C217 C218 C219 C220	10µ 100n 10µ 100n Not fitted 100n 100n 100n 100n 100n 100n 100n 100	25V 25V 10V 500V 500V	Electrolytic Ceramic Disc Electrolytic Ceramic Disc	Mullard 030 36109 Siemens B37449 Mullard 030 36109 Siemens B37449 ITT TAG 22/10V Siemens B37449 ITT CD08/WK ITT CD08/MK2
IC200 IC201 IC202 IC203 IC204 IC205 IC206 IC214 IC215 IC216 IC217 IC218	SN74LS245N SN74LS09N SN74LS09N Programmed Programmed (Reserved for SN74LS139N SN74LS00N SN74LS138N SN74LS138N SN74LS138N DM81LS96N	expansion)		Texas Texas Texas WK DV4/25673 item 24 WK DV4/25673 item 25 WK DV4/25673 item 26 Texas Texas Texas Texas Texas Texas National

(MEMORY BOARD MkII PCB - Continued)

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
IC219 IC220 IC221 IC222 IC223 IC224	SN74LS1 SN74LS0 SN74LS3 SN74LS3 P2114A- P2114A-	8N 2N 2N 6			Texas Texas Texas Texas Intel Intel
IC233 IC234 IC235	μPD444/ μPD444/ LM78L05	6514			NEC NEC National
D200 D201 D202 D203 D204 D205 D206	BZX79 C 1N4148 Not fit Not fit 1N4148 1N4148	ted		Diode Diode Diode Diode Diode	Mullard Mullard Mullard Mullard Mullard
TR200 TR201 TR202 TR203 TR204	BC183 Not fit Not fit BC183 BC183			Transistor Transistor Transistor	Texas Texas Texas
B200	BR-2/3	\-1 P		Battery	National (Dubilier)
PL200	64-way	Indirect	Male Conne	ector	Vero 17-2876D
PL202	64-way	Indirect !	Male Conne	ector	Vero 17-2876D

6.4 KEYBOARD PCB

Ref	Value	To1(%)	Rating	Туре	Supplier & Type No.
C400	100n		63V	Ceramic	Siemens B37449
IC400	SN74LS1	45N			Texas
S400 to S432 inc.	Switch :	75-120-002	Black		Preh
SK401	Socket				Rendar R322-180.00

.6.5 FRONT PANEL

D1001	LED	HLMP/340	01	1	Hewlett	Packard
PL1005 PL1006	Insulated Insulated	Bulkhead Bulkhead	Connector Connector	LX04-0503-22005N LX04-0503-22005N LX04-0503-22005N LX04-0503-22005N	Belling Belling	Lee Lee

6.6 KME LEAD ASSEMBLY

Connector Lead Assembly (KME to Mother Board) To WK Drg. DV3/25649

6.7 REAR PANEL

R001	1k0 Lin. CE8S Bush	F5 Spindle Radiohm P20C	
C001 C002 C003 C004	22,000µ Elec. 16V 6,800µ Elec. 40V 10,000µ Elec. 40V 2,200µ Elec. 40V	071 15223 Mullard 071 17682 Mullard 071 17103 Mullard 071 17222 Mullard	
FS001	Fuse 1A SB 20mm	L2080A Belling-Lee	
PL001	CEE22 Appliance Inlet	Rendar R470,300.00	
S001 S002 S003	Power Switch (inc. bracket 2-pole Slide Switch Thermostat 5004-013-068	e) MU 1999 MMS Lipa Isostat Rendar R530,040.00 Airpax	
SK002 SK003	Black Terminal L1568 Red Terminal L1568	Belling-Lee Belling-Lee	
T001	Transformer	WK 4-385-5570	

6.8	SYNTHESISER PCB			
Ref	Value Tol(%)	Rating	Туре	Supplier & Type No.
R102 R103 R104 R105	510R 1 510R 1 510R 1 510R 1	100ppm 100ppm 100ppm 100ppm	Metal Film Metal Film Metal Film Metal Film	Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55
R105 R106 R107 R108 R109 R110	510R 1 510R 1 510R 1 620R 1 13k0 0.1	100ppm 100ppm 100ppm 100ppm 50ppm	Metal Film Metal Film Metal Film Metal Film Metal Film Metal Film	Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55
R111 R112 R113 R114 R115 R116 R117	Not fitted 6k8 0.1 95R3 1 4k99 0.1 20R 2 4k64 0.1 95R3 1	50ppm 100ppm 50ppm 50ppm 100ppm	Metal Film Metal Film Metal Film Metal Oxide Metal Film Metal Film	Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Electrosil TR4 Allen Bradley FC55 Allen Bradley FC55
R117 R118 R119 R120	4k99 0.1 Not fitted 6k8 0.1	50ppm 50ppm	Metal Film Metal Film	Allen Bradley FC55 Allen Bradley FC55
R121 R122 R123	Not fitted 13k0 0.1 Not fitted	50ppm	Metal Film	Allen Bradley FC55
R124 R125 R126 R127 R128 R129 R130 R131	47R 5 Not fitted 47R 5 220R 5 1k0 1k 5 1k 5 1k 5		Film Film Film SIL N/W Film Film Film	Mullard SFR25 Mullard SFR25 Mullard SFR25 Hitech L109 Mullard SFR25 Mullard SFR25 Mullard SFR25
R132 R133 R134 R135 R136 R137	Not fitted 1k 5 1k 5 47R 5 4k7 5 1k 5		Film Film Film Film Film	Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25
C101 C102 C103 C104 C105 C106	100n 100n 100n 100n 100n 100n	63V 63V 63V 63V 63V 63V	Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc	Siemens B37449 Siemens B37449 Siemens B37449 Siemens B37449 Siemens B37449
C107 C108 C109 C110 C111 C112 C113	Not fitted 100n 220µ 4n7 -20,+80 270p 20 1n -20,+80 1n -20,+80	63V 16V 500V 500V 500V 500V 100V	Ceramic Disc Electrolytic Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc Polyester	Siemens B37449 Dubilier CEA22016 ITT CD10/K3 ITT CD08/K1 ITT CD08/K2 ITT CD08/K2 Wima MKS4
C114 C115 C116	220n 20 Not fitted 100n	63V	Ceramic Disc	Siemens B37449

(SYNTHESISER PCB - Continued)

Ref	Value Tol(%)	Rating	Туре	Supplier & Type No.
C117 C118 C119 C120 C121 C122 C123	100n 100n 100n 100n 100n Not fitted Not fitted	63V 63V 63V 63V	Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc	Siemens B37449 Siemens B37449 Siemens B37449 Siemens B37449 Siemens B37449
C124 C125	220µ 47p 10	16V 500V	Electrolytic Ceramic Disc	Dubilier CEA22016 ITT CDO8/WK
IC101 IC102 IC103 IC104 IC105 IC106 IC107 IC108 IC109 IC110 IC111 IC112 IC113 IC114 IC115 IC116 IC117 IC118 IC119 IC120 IC121 IC122 IC123 IC124 IC125 IC126 IC127 IC128 IC129 IC120 IC121 IC125 IC126 IC127 IC128 IC129 IC130 IC131 IC132 IC133 IC134 IC135*	DM81LS95N SN74LS373N P8253 SN74S112N SN74LS393N SN74LS76N SN74LS86N SN74LS390N SN74LS393N SN74LS251N SN74LS00N CD4040BE 74F161PC SN74198N SN74LS26N SN74LS02N SN74LS02N SN74LS05N SN74LS74AN SN74LS00N SN74LS00N SN74LS00N	Crysta		National Texas Intel Texas
D101 D102	1N4148 1N4148			I.R. I.R.
PL101	64-way Indirect ma	le connect	tor	Vero 17-2876D

 $[\]star$ Not fitted on Mk1 Synthesiser Boards.

SIGNAL SOURCE 6.9 Supplier & Type No. (new) Rating Type Value To1(%) Ref Welwyn MR4 Metal Oxide 2k0 2 R501 Welwyn MR4 Metal Oxide 1k8 2 R502 Mullard SFR25 5 Film 1k R503 Mullard SFR25 5 Film R504 1k Metal Oxide 2 Welwyn MR4 1k5 R505 Allen Bradley E4A Var. Cermet 2k0 10 R506 Metal Film Allen Bradley FC55 0.25 50ppm 3k3 R507 Allen Bradley FC55 Metal Film 825R 0.25 50ppm R508 Mullard SFR25 Film 4k7 5 R509 Mullard SFR25 5 Film R510 4k7 Mullard SFR25 5 Film R511 4k7 Mullard SFR25 5 Film 4k7 R512 Allen Bradley FC55 Metal Film 3k3 0.25 R513 Allen Bradley FC55 Metal Film 0.25 R514 3k3 Allen Bradley FC55 Metal Film 0.1 25ppm 2k21 R515 Allen Bradley FC55 Metal Film 25ppm 0.1 R516 2k21 Allen Bradley FC55 Metal Film 25ppm 1k65 0.1 R517 Allen Bradley FC55 Metal Film 0.1 25ppm R518 1k65 Allen Bradley FC55 Metal Film 100ppm 1k74 1 R519 Allen Bradley FC55 Metal Film 100ppm 1k74 1 R520 Allen Bradley FC55 Metal Film 100ppm 5k11 1 R521 Metal Film Allen Bradley FC55 100ppm 1 5k11 R522 Metal Film Allen Bradley FC55 100ppm 18k7 1 R523 Allen Bradley FC55 Metal Film 100ppm R524 18k7 1 Allen Bradley FC55 Metal Film 28k 1 100ppm R525 Allen Bradley FC55 Metal Film 100ppm R526 28k Not fitted R527 Not fitted R528 Allen Bradley FC55 100ppm Metal Film 3k0 R529 1 Mullard SFR25 5 Film 100k R530 Mullard SFR25 Film 5 100k R531 R532 Not fitted Metal Film Allen Bradley FC55 7k5 1 100ppm R533 Welwyn MR4 Metal Oxide 1k2 2 R534 Welwyn MR4 Metal Oxide 270R R535 Mullard SFR25 680R 5 Film R536 2 Welwyn MR4 Metal Oxide 33k R537 Metal Oxide Welwyn MR4 2 33k R538 Welwyn MR4 Metal Oxide 3k3 R539 5 Film Mullard SFR25 100R R540 2 Metal Oxide Welwyn MR4 2k0 R541 Var. Cermet Allen Bradley E4A 10 2k0 R542 Metal Oxide Welwyn MR4 2 1k0 R543 Not fitted R544 Mullard SFR25 Film R545 12k 5 Mullard SFR25 5 Film R546 22R Mullard SFR25 5 Film R547 22R R548 Not fitted Not fitted R549 Metal Oxide Welwyn MR4 68k 2 R550 Welwyn MR4 Metal Oxide 68k 2 R551 Metal Oxide Welwyn MR4 2 680R R552

Metal Oxide

2

680R

R553

Welwyn MR4

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type I	No.
R554 R555 R556 R557 R558 R559	2R2 2R2 100R 100R 47R 1R0	1 1 5 5 1	100ррт 100ррт	Metal Film Metal Film Film Film Wire Wound Film	Welwyn MFR4 Welwyn MFR4 Mullard SFR25 Mullard SFR25 Welwyn W21 Mullard SFR25	
R560-R56	54 Not fi	tted				
R565 R566 R567 R568 R569 R570 R571	1k 12k 4k7 4k7 1k3 8R2 8R2 Not fit			Film Film Film Film Metal Oxide Film Film	Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Welwyn MR4 Mullard SFR25H Mullard SFR25H	
R573 R574	Not fit 2R2	tted 5		Film	Mullard SFR25H	
R575 R576 R577	2R2 Not fit 10R	5		Film Film	Mullard SFR25H Mullard SFR25	
R578 R579 R580	Not fit Not fit 4R7			Film	Mullard SFR25	
C501 C502 C503	33p 100µ Not fit	1p ted	160V 10V	Polystyrene Electrolytic	Suflex HS Mullard 035-54101	
C504 C505 C506 C507 C507A0T C507A0T C508	56p 10µ 33p 36p 33p 39p 100n	2.5 1p 1p 1p 1p	160V 50V 160V 160V 160V 160V 63V	Polystyrene Electrolytic Polystyrene Polystyrene Polystyrene Polystyrene Ceramic	LCR FSC Mullard 035-90008 Suflex HS Suflex HS Suflex HS Suflex HS Siemens B37449	
C509 C510 C511 C512 C513 C514 C515 C516 C517	Not fit 4n04 4n04 165n 165n 100p 100p 2n2 Not fit	1 1 1 1 1 1 2.5	63V 63V 63V 63V 160V 160V	Polycarbonate Polycarbonate Polycarbonate Polycarbonate Polystyrene Polystyrene Polystyrene	MFD OPR 4n04F63 MFD OPR 4n04F63 MFD OPR 165nF63 MFD OPR 165nF63 LCR FSC LCR FSC LCR FSC	
C518 C519 C520 C521 C522 C523 C524 C525 C526 C527	Not fit: 220µ 220µ 10p 100n 100n 1000µ 1000µ 1000µ 1000µ		16V 16V 500V 63V 63V 63V 63V 63V	Electrolytic Electrolytic Ceramic Ceramic Ceramic Electrolytic Electrolytic Electrolytic	Mullard 035-55221 Mullard 035-55221 ITT CD08/KCG Siemens B37449 Siemens B37449 ECC SMVB ECC SMVB ECC SMVB	

Ref	Value Tol(%)	Rating	Туре	Supplier & Type No.
C528 C529 C530 C531 C532 C533 C534 C535 C536	1000µ 1000µ 1000µ 1000µ 1000µ 15p 10 10n 20 100n	63V 63V 63V 63V 63V 500V 400V 63V 63V	Electrolytic Electrolytic Electrolytic Electrolytic Electrolytic Electrolytic Ceramic Polyester Ceramic Ceramic	ECC SMVB ECC SMVB ECC SMVB ECC SMVB ECC SMVB ECC SMVB ITT CD08/KCG Wima MKS4 PCM10 Siemens B37449 Siemens B37449
C538 C539 C540 C541 C542 C543 C544	Not fitted 100n 100n 100n 100n 100n 47µ 47µ	63V 63V 63V 63V 63V 25V	Ceramic Ceramic Ceramic Ceramic Ceramic Electrolytic Electrolytic	Siemens B37449 Siemens B37449 Siemens B37449 Siemens B37449 Siemens B37449 Mullard O35-56479 Mullard O35-56479
IC501 IC502 IC503 IC504 IC505 IC506 IC507 IC508 IC509	SN74LS273N SN74LS273N DAC-08ED CD4052BE LF412 LF351N LF412 SN74LS26N CD4052BE			Texas Texas Analog Devices RCA* National National National Texas RCA*
D501 D502 D503 D504 D505 D506 D507 D508 D509 D510 D511	1N4148 Not fitted 1N4148 1N4148 1N4148 1N4148 1N4002 1N4002 1N4002 1N4002 1N4002	Trans	Diode Diode Diode Diode Diode Diode Diode Diode Diode Diode Diode Diode Diode Diode Diode Diode	<pre>I.R. I.R. I.R. I.R. I.R. I.R. I.R. I.R.</pre>
D514 D515 D516 D517 D518 D519 D520 D521	BZX79 C12 1N4002 BZX79 C3V3 Not fitted 1N4148 1N4148 Not fitted BZX79 C5V6		Zener Diode Diode Zener Diode Diode Diode Zener Diode	Mullard I.R. Mullard I.R. I.R. Mullard

Only alternative : National

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
TR501 TR502 TR503 TR504 TR505 TR506 TR507 TR508 TR509 TR510 TR511 TR511 TR512 TR513	BC184 BC184 BC450 BC182 BC449 BD231 BD230 BC450 BC450 BC214 BC214 BC214 BC214			Transistor	Texas Texas Motorola Texas Motorola Mullard Mullard Motorola Motorola Texas Texas Texas Texas Texas Texas
PL501	64-wa y	Indirect	male conn	ector	Vero 17-2876D
RL501 RL502 RL503	Relay D	IL E-2A-5 IL E-2A-5 4V G-2R-2	V-D		ERG ERG Omron
	RIDGE BOAL				
R801-804 R805 R806 R807	Not fits 100R 100R Not fits	5 5		Film Film	Mullard SFR25H Mullard SFR25
R808 A0T R809 R810 R811 R812	2k2/1k3/ 1k0 1k2 1k0 Not fitt	/3k0 2% 10 2 10		Metal Oxide Var. Cermet Metal Oxide Var.Cermet	Electrosil TR4 Allen Bradley E4A102 Electrosil TR4 Allen Bradley E4A102
R813	3M3	5		Metal Glaze	Mullard VR25
R814-818	Not fitt	ed			
R819 R820 R821 R822 R823 R824 R825 AOT R826 R827 R828 R829 R830 R831 R832 R833	150R 150R 40k96 5k12 640R 10R 27k 47R 6k2 680k 10k 30k 330R 370R	5 0.01 0.01 0.01 +0.04 -0 5 0.5 0.5 0.5 0.25 5	50ppm 50ppm 50ppm 50ppm 50ppm	Film Film Metal Film Metal Film Metal Film Metal Film Film Metal Film Metal Film Metal Film Film Metal Film Film Metal Film Film Metal Film Metal Film Metal Film	Mullard SFR25 Mullard SFR25 Vishay S102J Vishay S102J Vishay S102J Vishay S102J Mullard SFR25 Mullard SFR25 Allen Bradley FC55 Allen Bradley FC55 Mullard SFR25 Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Mullard SFR25 Allen Bradley FC55 Mullard SFR25 Allen Bradley FC55

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
R834 R835 R836 R837 R838 R839 R840 R841	560R 210R 750R 270R 4k7 3M3 3M3 3M3	5 0.25 5 0.25 5 5 5	50ррт 50ррт	Film Metal Film Film Metal Film Film Metal Glaze Metal Glaze Metal Glaze	Mullard SFR25 Allen Bradley FC55 Mullard SFR25 Allen Bradley FC55 Mullard SFR25 Mullard VR25 Mullard VR25 Mullard VR25
R842 R843 R844 R845 R846 R847 R848 R849 R850 R851 R852 R853 R854	Not fit 4k3 100R 2k0 100k 15R 15R 100R 22k 150R 150R 10k	5 5 5 5 5 5 5 5 5 5 5 5 5 5		Film Film Var. Cermet Film Film Film Film Film Film Film Film	Mullard SFR25 Mullard SFR25 Allen Bradley E4A202 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25H Mullard SFR25H Mullard SFR25H Mullard SFR25 Mullard SFR25
R855 R856 R857 R858 R859 R860 R861 R862 R863	10k 1k05 150R 49R9 180R 120R 4k7 470R 470R	5 0.25 0.25 0.25 5 5 0.25 0.25	50ppm 50ppm 50ppm 50ppm 50ppm	Film Metal Film Metal Film Metal Film Film Film SIL Network Metal Film Metal Film	Mullard SFR25 Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Mullard SFR25 Mullard SFR25 Hitech L109 Allen Bradley FC55 Allen Bradley FC55
R864 R865 R866 R867 R868 R869 R870 R871 R872 R873	470R 470R 8k2 2R0 22R 100R 100R 100R Not fit	0.25 0.25 1 1 5 5 5	50ppm 50ppm 50ppm	Metal Film Metal Film Metal Film Wire Wound Film Film Film Film Film	Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Welwyn W22 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25
R874 R875 R876 R877 R878 R879 R880 R881 R882 R883 R884	20k 1k3 2k0 390k 130k 33k 22k 6k2 2k7 10R 1k5 4M7	10 2 2 1 2 1 2 2 5 5 2 10	50ppm 50ppm	Var. Cermet Metal Oxide Metal Oxide Metal Film Metal Oxide Metal Film Metal Oxide Film Film Metal Oxide Film Film Film Film Film	Allen Bradley E4A2O3 Electrosil TR4 Electrosil TR4 Allen Bradley FC55 Electrosil TR4 Allen Bradley FC55 Electrosil TR4 Electrosil TR4 Mullard SFR25 Mullard SFR25 Electrosil TR4 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25
R886 R887 R888-890	10R Not fit 47k	5		Film Film	Mullard SFR25 Mullard SFR25

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
R892 R893 R894 R895 R896 R897 R898 R899	10k 8R2 8R2 15k 1k0 10R 10R 4k7 4-7R	5 5 5 10 5 5 5 5		Film Film Film Film Var. Cermet Film Film Film Film Film	Mullard SFR25 Mullard SFR25H Mullard SFR25H Mullard SFR25 Allen Bradley E4A102 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25
C801-8	02 Not fit	tted			
C803 C804 C805 C806	100µ 47µ Not fit Not fit		10V 10V	Electrolytic Electrolytic	Mullard 035 54101 Mullard 035 54479
C807	330p	2.5	160V	Polystyrene	LCR FSC
C808 C809	82p Not fit	1p	160V	Polystyrene	Suflex HS
C810 C811	470n Not fit	5	400V	Polyester	Wima MKS4
C812	470n	5	100V	Polyester	Wima MKS4
C813 C814	Not fit		1001/		
C814	470n 470n	5 5	100V 100V	Polyester	Wima MKS4
C816	82p	1p	1607	Polyester Polystyrene	Wima MKS4
C817	4n7	2.5	160V	Polystyrene	Suflex HS
C818	1n0 AOT		160V	Polystyrene	LCR FSC LCR FSC
C819	100n	2.5	63V	Ceramic	
C820	100n		63V	Ceramic	Siemens B37449 Siemens B37449
C821	10p	5	500V	Ceramic	Thompson CSF. GLC604
C822	220n	20	1000	Polyester	Wima MKS4
C823	Not fitt		1001	roryester	Willia PIK34
C824	100n		63V	Ceramic	Siemens B37449
C825	100n	.A	63V	Ceramic	Siemens B37449
C826	1μ		100V	Electrolytic	Mullard 035 59108
C827 C828	1μ Not fitt	t o d	100V	Electrolytic	Mullard 035 59108
C829	220µ	Leu	16V	Flootmolutio	M. 11 1 025 55001
C830	220µ		16V 16V	Electrolytic Electrolytic	Mullard 035 55221
C831	4p7	0.5p	500V	Ceramic	Mullard 035 55221 ITT CD08/DAG
C832	4p7	0.5p	500V	Ceramic	ITT CDOS/DAG
C833	470p	20	500V	Ceramic	ITT CDO8/K1
C834	68p	2.5	160V	Polystyrene	LCR FSC
C835	100n		63V	Ceramic	Siemens B37449
C836	10 0 n		.63V	Ceramic	Siemens B37449
C837	100n		63V	Ceramic	Siemens B37449
C838	47µ		25V	Electrolytic	Mullard 035 56479
C839	100n		63V	Ceramic	Siemens B37449
C840	47µ		25V	Electrolytic	Mullard 035 56479
C841	47µ		25 V	Electrolytic	Mullard 035 56479
C842	47μ 100		25V	Electrolytic	Mullard 035 56479
C843	100n		63 V	Ceramic	Siemens B37449
C844	2-10p	~ d			Jackson Bros. 5750 HPC
C845 C846	Not fitte	ed	COV		
C847	100n 100n		63V	Ceramic	Siemens B37449
UU T /	10011		63V	Ceramic	Siemens B37449

Ref	Value Tol(%)	Rating	Туре	Supplier & Ty	pe No.
C848 C849 C850 C851 C852 C853	100n Not fitted 100n 100n 100n 100n	63V 63V 63V 63V 63V	Ceramic Ceramic Ceramic Ceramic Ceramic	Siemens B3744 Siemens B3744 Siemens B3744 Siemens B3744 Siemens B3744	9 9 9
IC801 IC802 IC803 IC804 IC805 IC806 IC807 IC808 IC809 IC810 IC811 IC812 IC813 IC814 IC815 IC816 IC817	TL070CP CD4052BE Not fitted CD4052BE TL072CP NE5534N SN74LS26N SN74LS26N SN74LS26N SN74LS273N CD4052BE LM733CN TL071CP CD4052BE TL070CP LM339N			Texas RCA* RCA* Texas Signetics Texas Texas Texas Texas Texas Texas RCA* National Texas RCA* Texas RCA* Texas	
D801 D802 D803 D804 D805 D806 D807 D808 D809 D810 D811 D812 D813 D814 D815 D816 D817 D818 D819 D820 D821 D822	1N4006 1N4006 1N4148 1N4006 Not fitted 1N4006 Not fitted BZX79 C3V6 1N4148 BZX79 C3V6 1N4148 BZX79 C7V5 BZX79 C7V5 1N4006 Not fitted 1N4006 Not fitted 1N4006 1N4006 1N4006 1N4006 1N4006 1N4006 1N4006		Diode	I.R. I.R. I.R. I.R. I.R. I.R. I.R. Mullard I.R. Mullard I.R. Mullard I.R. I.R. I.R. I.R. I.R. I.R. I.R.	
D823 D824 D825 D826 D827 D828 D829 D830	1N4006 1N4006 1N4006 1N4148 1N4006 1N4006 1N4148 * Only alternative 1N4148	es: SGS	Diode Diode Diode Diode Diode Diode Diode Diode Oiode Diode Diode Oiode Or National	I.R. I.R. I.R. I.R. I.R. I.R. I.R. I.R.	C/N B2471 C/N B2471

Ref	Value	Tol(%)	Rating	Туре	Supplier &	Type No.
TR801 TR802 TR803 TR804 TR805 TR806 TR807 TR808 TR809 TR810 TR811 TR812	BC212 BC214 BC182 BC212 BD229 BD228 Not fit: BC212 BC184C BC184 BC214 J113	ted		Transistor	Texas Texas Texas Texas Mullard Mullard Texas Texas Texas Texas Texas Siliconix	
FS801	Fuse	20 x 5mm	1.6A		Belling Lee	L1427B
PL801	64-way 1	Indirect Ma	le Connec	tor	Vero 17-2876D	
RL801 RL802 RL803	DIL Rela	y E-1A-5V- y E-1A-5V- y E-1A-5V-	D	•	ERG ERG ERG	
TP01 TP02 TP03 TP04	Terminal Terminal	Assembly Assembly Assembly Assembly			Vero 20-2137D Vero 20-2137D Vero 20-2137D Vero 20-2137D	

6.11	DETECTOR F	PCB			
Ref	Value	Tol(%)	Rating	Type	Supplier & Type No.
R901	700R	0.005		Film	Vishay S102J
R902	100R	0.005		Film	Vishay S102J
R903	91R	1	100ppm	Metal Film	Allen Bradley FC55
R904	3k4	1	100ppm	Metal Film	Allen Bradley FC55
R905	390R	1	100ppm	Metal Film	Allen Bradley FC55
R906	348R	1	100ppm	Metal Film	Allen Bradley FC55
R907	3k09	1	100ppm	Metal Film	Allen Bradley FC55 Allen Bradley FC55
R908	887R	1	100ppm	Metal Film Film	Mullard SFR25
R909	680R	5	25 n n m	Metal Film	Allen Bradley FC55
R910	2k4 2k4	0.1 0.1	25ppm 25ppm	Metal Film	Allen Bradley FC55
R911 R912	2 k 4 2 k 2	0.1	25ppm	Metal Film	Allen Bradley FC55
R913	2k2	0.1	25ppm	Metal Film	Allen Bradley FC55
R914	3k74	1	100ppm	Metal Film	Allen Bradley FC55
R915	3k74	1	100ppm	Metal Film	Allen Bradley FC55
R916	10k7	1	100ppm	Metal Film Metal Film	Allen Bradley FC55 Allen Bradley FC55
R917	10k7	1	100ppm	Metal Film	Allen Bradley FC55
R918	38k3 38k3	1	100ppm 100ppm	Metal Film	Allen Bradley FC55
R919 R920	57k6	1	100ppm	Metal Film	Allen Bradley FC55
R921	57k6	ī	100ppm	Metal Film	Allen Bradley FC55
R922	330R	5	- 1. A . T	Film	Mullard SFR25
R923	330R	5		Film	Mullard SFR25 Hitech L109
R924	4k7	2		SIL N/W Film	Mullard SFR25H
R925	2R2	5		Film	Mullard SFR25H
R926 R927	2R2 4k7	5 2 2 5	***	Metal Oxide	Welwyn MR4
R928	4k7	2		Metal Oxide	Welwyn MR4
R929	100k	5		Film	Mullard SFR25
R930	100k	5		Film	Mullard SFR25 Hitech L109
R931	1k0	2		SIL N/W SIL N/W	Hitech L109
R932	1k0 10k	2 5		Film	Mullard SFR25
R933 R934	Not fi				
R935	3k9	5		Film	Mullard SFR25
R936	Not fi				M11-wd CED2E
R937	1k5	5	100	Film Metal Film	Mullard SFR25 Allen Bradley FC55
R938	3k6	1	100ppm 100ppm	Metal Film	Allen Bradley FC55
R939	1k5 10k	1 5	тоорры	Film	Mullard SFR25
R940 R941	18k	2		Metal Oxide	Welwyn MR4
R942	22k	2		Metal Oxide	Welwyn MR4
R943	33k	5		Film	Mullard SFR25 Mullard SFR25
R944	10k	5		Film	PIULLATU SINZS
R945	Not fi	tted 0.25	50ppm	Metal Film	Allen Bradley FC55
R946 R947	47k 30k	0.25	50ppm	Metal Film	Allen Bradley FC55
R947	51k	0.25	50ppm	Metal Film	Allen Bradley FC55
R949	6 4 k9	0.25	50ppm	Metal Film	Allen Bradley FC55
R950	12k7	1	100ppm	Metal Film	Allen Bradley FC55 Mullard SFR25
R951	330R	5	E On nm	Film Metal Film	Allen Bradlev FC55

50ppm

50ppm

Metal Film

Metal Film

Allen Bradley FC55

Allen Bradley FC55

20k

8k25

Not fitted

R952

R953

R954

0.5

0.5

(DETECTOR PCB - Continued)

Ref	Value	To1(%)	Rating	Туре	Supplier & Type No.
R955 R956 R957 R958	3k3 6k2 1k3 1k5	5 5 2 2		Film Film Metal Oxide Metal Oxide	Mullard SFR25 Mullard SFR25 Welwyn MR4 Welwyn MR4
R967 R968 R969 R970	1k8 3k3 1k 22k	1 1 5 5	100ppm 100ppm	Metal Film Metal Film Film Film	Allen Bradley FC55 Allen Bradley FC55 Mullard SFR25 Mullard SFR25
C901 . C902 C903 C904 C905 C906	47µ 47µ 470µ 470µ 470µ 330n 56p	10 1p	25V 25V 16V 16V 16V 100V 160V	Electrolytic Electrolytic Electrolytic Electrolytic Electrolytic Polyester Polystyrene	Mullard 035/56479 Mullard 035/56479 Mullard 035/55471 Mullard 035/55471 Mullard 035/55471 Wima MKS4
C908 C909 C910 C911 C912 C913 C914 C915 C916 C917 C918 C919	91p 91p 4n04 4n04 165n 165n 1µ2 300n 47n 330p 100p 220p	1p 1p 1 1 1 1 1 1 2.5 10 10	160V 160V 160V 63V 63V 63V 63V 63V 500V	Polystyrene Polystyrene Polycarbonate Polycarbonate Polycarbonate Polycarbonate Polycarbonate Polycarbonate Polycarbonate	Suflex HS Suflex HS Suflex HS Suflex HS PRESCRIPTION SUMFD OPR4n04F63 PRESCRIPTION SUMFD OPR165nF63 PRESCRIPTION SUMFD OPR300nF63 PRESCRIPTION SUMFO OPR300nF63 SU
C920 C921 C922 C923 C924 C925 C926 C927	100n 100n 100n 100n 100n 100n 100n 10n 4n7	20	63V 63V 63V 63V 63V 40V 63V	Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc	Siemens B37449 Siemens B37449 Siemens B37449 Siemens B37449 ITT CD08 K2 Siemens B37449 Siemens B37449 Siemens B37449 ITT TD08K3 derstein ROZ 767FA
IC901 IC902 IC903 IC904 IC905 IC906 IC907 IC908 IC909 IC910	SN74LS2 CD4053BI NE5534N LF353N SN74LS26 SN74LS26 LF412CN CD4052BE µA7805-L SD5001N	E 5N 5N			Texas RCA* Signetics National Texas Texas National RCA* Fairchild Signetics

 $[\]star$ Only alternatives: National, SGS

(DETECTOR PCB - Continued)

Ref	Value	Tol(%)	Rating	Туре	Supplier & Ty	pe	No.
IC911 IC912 IC913 IC914 IC915	TL072CP DG211CJ LM339N LM339N 9495CJ µA7808-U	UC			Texas Siliconix National National Teledyne Fairchild		
D901 D902	1N4148 1N4148			Diode Diode			
D905 D906 D907 D908 D909	1N4148 1N4148 1N4148 1N4148 1N4148			Diode Diode Diode Diode Diode			
TP01 TP02 TP03 TP04	Termina Termina	1 Assy 20- 1 Assy 20- 1 Assy 20- 1 Assy 20-	-2137D -2137D		Vero Vero Vero Vero		
TR901 TR902 TR903 TR904 TR905	VN2222L VN2222L VN2222L VN2222L J113		FET FET FET FET FET	Transistor Transistor Transistor Transistor Transistor	Siliconix Siliconix Siliconix Siliconix Siliconix		
PL900	64-way	Indirect	Male Connec	ctor	Vero 17-2876D		
RL901 RL902		IL E-2A-5 IL E-2A-5			ERG ERG		

6.12	20V	BIAS	BOARD
		01,10	001110

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
R1601 R1602 R1603 R1604 R1605 R1606 R1607 R1608 R1609 R1610 R1611 R1612 R1613 R1614 R1615 R1616 R1617 R1618 R1619 R1620 R1621 R1622 R1623 R1624 R1625 R1625 R1626 R1627 R1628 R1627 R1630 R1631 R1632 R1633 R1634 R1635 R1636	390R 560R 0.68R 390R 560R 0.68R 120R 120R 20k 6M8 20k 51k 27R 120k 82k 3k3 470k 120k 82k 3k3 470k 13k 470k 13k 470k 13k 470k 13k 470k	5 5 5 5 5 5 5 6 1 5 7 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	50ppm 25ppm 25ppm 25ppm 50ppm 50ppm 50ppm 50ppm 50ppm	Film Film Wire Wound Film Film Wire Wound Wire Wound Film Film Film Film Preset Cermet Metal Glaze Preset Cermet Metal Film Wire Wound Wire Wound Metal Film Film Film Film Film Film Film Film	Mullard VR37
R1637 R1638 R1639 R1640 R1641 R1642 R1643	1k0 1k0 1k0 3k0 9k1 9k1 10k	5 0.25 0.25 0.25 5 5	25ppm 25ppm 25ppm	Film Metal film Metal film Metal Film Film Film Film	Mullard SFR25 Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Mullard SFR25 Mullard SFR25
R1644 R1645 R1646 R1647 R1648 R1649 R1650 R1651 R1652 R1653 R1654 R1655	10k 1k0 3M9 1M8 5M6 4k7 5k6 33k 1M8 120k 120k 470k	1 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	50ppm	Film Metal Film Film Film Film Metal Glaze Film Film Film Film Film Film Film Film	Mullard SFR25 Welwyn MFR4 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard VR25 Mullard SFR25H Mullard SFR25

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
R1656 R1657 R1658 R1659 R1660	4M7 12k 2k7 22R 1k8	5 5 5 5 5		Film Film Film Film Film	Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25
C1601 C1602 C1603 C1604 C1605 C1606 C1607 C1608 C1609 C1610 C1611 C1612 C1613 C1614 C1615 C1616 C1617 C1618 C1619 C1620 C1621	100n 100n 680n 1n 22µ 22µ 100n 100n 100n 100n 100n 100n 100n 100	10 20 20 20 10	63V 63V 100V 500V 25V 25V 63V 63V 63V 63V 63V 63V 63V 63V 63V 63	Ceramic Disc Ceramic Disc Polyester Ceramic Disc Tantalum Bead Tantalum Bead Ceramic Disc	Siemens B37449 Siemens B37449 Wima MKS4 ITT CD08/K2 ITT TAG 22/25 ITT TAG 22/25 Siemens B37449 Siemens B37449 Siemens B37449 ITT CD08/TH (N470) Mullard 035-58101 Siemens B37449
IC1601 IC1602 IC1603 IC1604 IC1605	LF412CN LM339AN µA7805UC CD4052BC ADDAC08E	N			National National Fairchild National Analog Devices
IC1606 IC1607 IC1608 IC1609	SN74LS17 SN74LS27 LM339N SN74LS26	3N			Texas Texas National Texas
D1601 D1602 D1603 D1604 D1605 D1606 D1607 D1608 D1609 D1610 D1611 D1612 D1613 D1614 D1615	BZX79 C1 BZX79 C1 1N4002 1N4002 BZX79 C2 1N4002 BZX79 C1 1N4002 1N4002 1N4148 BZX79 C4 BZX79 C4	5V0 2V0 2V0 0V0		Diode	Mullard

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type	e No.
D1616 D1617 D1618 D1619 D1620 D1621 D1622 D1623 D1624 D1625 D1626	1N4148 1N4148 BZX79 C 1N4148 1N4148 1N4148 1N4148 BZX79 C 1N4148 1N4148			Diode Diode Diode Diode Diode Diode Diode Diode Diode Diode	Mullard	
TR1601 TR1602 TR1603 TR1604 TR1605 TR1606 TR1607 TR1608 TR1609 TR1610 TR1611	BC212 BC212 BD204 BC182 BC182 BD203 VN2222LN VN2222LN BD228 BC184 BC449			Transistor	Texas Texas Mullard Texas Texas Mullard Siliconix Siliconix Mullard Texas Texas	
RL1601 RL1602 RL1603	Relay, 2	4-volt co 4-volt co		1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Omron G2R-217PV Omron G2R-217PV ERG E-1A5VD	

6.13	POWER SUPPLY PCB			
Ref	Value Tol(%)	Rating	Туре	Supplier & Type No.
R701 R702 R703 R704 R705 R706 R707 R708 R709 R710	120R 0.5 348R 0.5 100R 0.5 1k1 0.5 120R 0.5 1k0 0.5 1k1 0.5 100R 0.5 33R 2 12R 5 33R 5 47R 5 56R 5	100ppm 100ppm 100ppm 100ppm 100ppm 100ppm 100ppm AOT AOT AOT	Metal Film Metal Oxide Film Film Film Film	Allen Bradley FC55 Welwyn MR4 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25
C705 C706 C707 C708 C709 C710 C711 C712 C713 C714 C715	220µF 220µF 220µF 220µF 220µF 33µF 33µF 330n 20 330n 20	16V 16V 16V 16V 16V 16V 16V 100V 100V	Electrolytic Electrolytic Electrolytic Electrolytic Electrolytic Electrolytic Electrolytic Electrolytic Electrolytic Polyester Polyester	Mullard 03555221 Mullard 03555221 Mullard 03555221 Mullard 03555221 Mullard 03555221 Mullard 03555339 Mullard 03555339 Mullard 03555339 Wima MKS4 Wima MKS4
IC701 IC702 IC703 IC704	LM350K LM350K LM317T LM337T			National National National National
D701 D702 D703 D704 D705 D706 D707 D708 D709 D710 D711 D712 D713 D714 D715 D716 D717 D718 D719 D720 D721	VHE 605 VHE 605 VHE 605 VHE 605 30S1 30S1 30S1 30S1 MR751 MR751 MR751 1KAB10 1N4002	Block Re	Diode	Varo Varo Varo Varo I.R. I.R. I.R. Motorola Motorola Motorola I.R. Mullard
FS701	5 x 20mm Fuse		5AT	Belling-Lee L2080A

6.14	MOTHER	BOARD PCB			
Ref	Valu	e Tol(%) Rating	Туре	Supplier & Type No.
R1001	270R	5		Film	Mullard SFR25
SK100 SK100 SK100 SK100 SK100 SK100	2 64-wa 3 64-wa 4 64-wa 5 64-wa	ay Indired ay Indired ay Indired ay Indired	ct Connector ct Connector ct Connector ct Connector ct Connector ct Connector	r r r	Panduit 100-964-433 Panduit 100-964-433 Panduit 100-964-433 Panduit 100-964-433 Panduit 100-964-433 Panduit 100-964-433
	CDT CUD				
6.15	CRT SUB-	ASSEMBLY			
D1002 D1003	1N581 1N581				Motorola Motorola
Cathod	e Ray Tub	e:			
MkI MkII	(No in (With	mplosion implosion	protection) n protectio	C822P4 n) C8M47P4-SB	NEC NEC
CRT	Drive	Module:	MB12/20/18	/090/5/FA/TTL	KME
6.16	RS232C IN	NTERFACE ()PTION		
R200	2k2			e.,	
R200	220R	5 5	0.3W 2.5W	Film Wirewound	Mullard SFR25 Welwyn W21
R202	220R	5	2.5W	(when fitted) Wirewound (when fitted)	Welwyn W21
R203 R204	3k 47R	5 5	0.3W 2.5W	(when fitted) Film Wirewound	Mullard SFR25 Welwyn W21
R205 R206	75k 47R	5 5	0.3W 2.5W	(when fitted) Film Wirewound (when fitted)	Mullard SFR25 Welwyn W21
R207	47R	5	2.5W	Wirewound	Welwyn W21
R208 R209	2k7 1M	5 5	0.3W	(when fitted) Film Film	Mullard SFR25 Mullard SFR25
R210 R211	x4k7 x4k7			(when fitted) Resistor Network Resistor Network	

6-25

(RS232C INTERFACE OPTION - Continued)

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
C200 C201 C202 C203 C204 C205 C206 C207 C208 C209 C210 C211 C212 C213 C214 C215	100n 10µ 100n 10µ 100n 100n 100n 100n 10	1p	63V 25V 63V 25V 63V 63V 63V 63V 63V 63V 63V 63V 63V 63	Ceramic Disc Electrolytic Ceramic Disc Electrolytic Ceramic Disc Ceram	Siemens B37449 Mullard 015-16109 Siemens B37449 Mullard 015-16109 Siemens B37449
C216	47p	2.5	160V	Polystyrene (when fitted)	LCR FSC
C217 C218 C219 C220 C221	390p 390p 390p 390p 220n	2.5 2.5 2.5 2.5	160V 160V 160V 160V 10V	Polystyrene Polystyrene Polystyrene Polystyrene Ceramic Disc	LCR FSC LCR FSC LCR FSC LCR FSC Erie 811T10V
TR200 TR201 TR202	BC184 BC184 2N3053			•	Texas Texas RCA
IC200 IC201 IC202 IC203 IC204 IC205 IC206 IC207 IC208 IC209 IC210	SN74LS1 SN74LS1 SN74LS1 SN74LS0 DM81LS9 DM81LS9 INS8250 DS1488N DS1489N	36N ON 36N 4N 5N			Texas Texas Texas Texas Texas Texas National National National National National
S201 S202 S203 S204 SK201	Switch, Switch, Switch,	DIL, 16 p DIL, 16 p DIL, 16 p DIL, 12 p Indirect F	in in in	nector	ERG SDS 8 ERG SDS 8 ERG SDS 8 ERG SCS 6 McMurdo DB-25-S-N
PL201	64-way Indirect Male Connector Vero 17-2876D				

6.17 GPIB/HANDLER INTERFA	CF	OPTION
---------------------------	----	--------

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
R1 R2	4k7 1k0	2 2		SIL N/W SIL N/W	Hitech L109 Hitech L109
C1 C2-	10µ		25V		ITT TAG 10/25V
C13 inc C14 C15	1·00n 220n 220p	20	63V 10V	Ceramic Disc Ceramic Disc Ceramic Disc	Siemens B37449 ITT (811T) T016 ITT CD08/K1
IC1 IC2 IC3 IC4 IC5 IC6 IC7 IC8 IC9 IC10 IC11	MC68488 MC3448A MC3448A MC3448A 74LS244I 74LS245I 74LS136I 74LS02N 74LS14N 74LS05N 74LS74AN	V V			Motorola Motorola Motorola Motorola Texas Texas Texas Texas Texas Texas Texas Texas
PL1	64-way I	ndirect Ma	le Connec	tor	Vero 17-2876D
SK2	24-way I	ndirect Fe	male Conn	ector	Amphenol 57-20240/2
SW1 SW2		IL Switch IL Switch			Spectra SDS8 (ERG) Spectra SDS8 (ERG)

6.18	ANALOG OUT	PUT OPTION	I		
Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
R1802	4k7	5		Film	Mullard SFR25
R1805 R1806 R1807 R1808 R1809 R1810 R1811 R1812 R1813 R1814 R1815 R1816	4k7 560R 180k 180k 22k 20k 4M7 10k 22k 10k 20k	5 5 1 1 1 10 5 5 1 10 10	25ppm 25ppm 25ppm 25ppm	Film Film Metal Film Metal Film Metal Film Cermet Metal Glaze Film Metal Film Cermet Cermet Cermet Germet Film	Mullard SFR25 Mullard SFR25 Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Spectrol 63XENDMT Mullard VR37 Mullard SFR25 Allen Bradley FC55 A. Bradley E4A103 Spectrol 63XENDMT Mullard VR37 Mullard VR37 Mullard SFR25
R1817 R1818 R1819 R1820 R1821 R1822 R1823 R1824 R1825 R1826 R1827	10k 47R 47R 100k 100k 100k 100k 10k 10k 10R	5 5 5 1 1 1 1 10 5 5	25ppm 25ppm 25ppm 25ppm	Film Film Film Metal Film Metal Film Metal Film Metal Film Cermet Film Film	Mullard SFR25 Mullard SFR25 Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 Allen Bradley FC55 A. Bradley E4A103 Mullard SFR25 Mullard SFR25 Mullard SFR25
C1801 C1802 C1803 C1804 C1805 C1806 C1807 C1808 C1809 C1810 C1811 C1812 C1813 C1814 C1815 C1816	100n 100n 100n 33n 150n 150n 33n 10µ 10µ 68n 68n 220n 47p 100n 100n	5 5 5 5 5 10 20 20	63V 63V 63V 250V 100V 250V 250V 25V 250V 250V 10V 500V 100V	Ceramic Disc Ceramic Disc Ceramic Disc Ceramic Disc Polyester Polyester Polyester Tantalum Bead Tantalum Bead Polyester Polyester C. Disc, Trans Ceramic Disc Ceramic Disc	Siemens B37449 Siemens B37449 Siemens B37449 Siemens B37449 Wima MKS4 Wima MKS4 Wima MKS4 ITT/STC TAG10/25V ITT/STC TAG10/25V Wima MKS4 Wima MKS4 Wima MKS4 ITT/STC TD16 K3 ITT/STC CDC 8/WK ITT/STC 8131M-100-0104 ITT/STC 8131M-100-0104
IC1801 IC1802 IC1803 IC1804 IC1805 IC1806 IC1807 IC1808 IC1809	SN74LS8 SN74LS1 SN74LS2 P8253 SN74LS0 SN74LS CD4053B LF412CN LF412CN	39-N 44-N 4-N 75-N CN			Texas Texas Texas Intel Texas Texas National National
D1801	LM329CZ				National

(ANALOG OUTPUT OPTION - Continued)

Ref Value Tol(%) Rating Type Supplier & Type No.

TR1801 VN2222L FET Siliconix

PL1802 15-way Male Connector Hunter (2E) 08P15L0.5

SK1801 64-way Indirect Male Connector Vero 17.28760 SK1802 15-way Indirect Female Connector Hunter (2E) 08S015W0.5

Kelvin clip lead set
4-terminal lead set
Low capacity clip leads (pair)
Chip component clip lead
Chip probe lead set
4-terminal component fixture

1605 (standard item)
1505 (optional extra)
1605A " "
1605A " "
1705A " "
1705A " "
1805A "
1805A " "
1805A "
1805A " "
1805A "
1805A " "
1805A "
1805A " "
1805A "
1805A " "
1805A "
1805A " "
1805A "





Fig. 6.1 CPU & TV PCB Layout



CPU & TV - Circuit Diagram
DV1/25518/P




Fig. 6.3 Memory MkI PCB Layout




Fig. 6.4 Memory MkI - Circuit Diagram DV1/25511/P2




Fig. 6.5 Memory MkII PCB Layout




Fig. 6.6 Memory MkII Circuit Diagram DV1/25670/P2




Fig. 6.7 Keyboard - PCB Layout




Fig. 6.8 Keyboard - Circuit Diagram DV2/25521/P1




Fig. 6.9 Synthesiser - PCB Layout




Fig. 6.1 Synthesiser - Circuit Diagr DV1/25508/




Fig. 6.11 Signal Source - PCB Layout




Fig. 6.12 Signal Source - Circuit Diagram DV1/25680/D




Fig. 6.13 Bridge Board PCB Layout




Fig. 6.14 Bridge Board - Circuit Diagram DV1/25683/F




Fig. 6.15 Detector - PCB Layout




Fig. Detector - Circuit Dia DV1/2566




Fig. 6.17 20V Bias - PCB Layout




Fig. 6.1 20V Bias - Circuit Diagr DV1/25690




Fig. 6.19 Power Supplies - PCB Layout




Fig. 6
Power Supplies - Circuit Diag
DV1/25530




Fig. 6.21 Mother Board - PCB Layout




Fig. 6.2 Mother Board - Circuit Diagra DV1/25514/P




Fig. 6.23
Interconnections
DV/25740/P1





Fig. 6.25 RS232C Option - PCB Layout



RS232C Option - Circuit Diagram
D02/24228/




Fig. 6.27 GPIB/Handler Interface Option - PCB Layout




Fig. 6.28 GPIB/Handler Interface Option - Cct. Dia. DV2/25694/P2




Fig. 6.29 Analog Output Option - PCB Layout




Fig. 6
Analog Output Option - Circuit Diago
DV1/25709




Fig. 6.24 CRT Sub-Assembly MkI - Circuit Diagram DV/25736/A




Fig. 6.31 Nevin CRT Drive Board - Circuit Diagram DV/25744

APPENDIX A

KME CRT DRIVE BOARD (MODEL MB1200 D)

A.1 CIRCUIT DESCRIPTION

Circuit Diagram - Fig. 6.24 (page 6-53).

WARNING

At no time should the CRT Drive Board be run without the flashover protection system fully connected, (the crt base socket), otherwise extensive damage may result and, because high voltages are generated within the unit, no attempt should be made by unskilled personnel to service a unit whilst it is switched on.

Design of the CRT Drive circuit is based on thick-film hybrid technology. Normally, if a hybrid becomes faulty, the board would be replaced. Note that the links and jumpers shown on the circuit diagram are applicable to the TTL mode of operation used in the 6425. (The board has provision for an alternative - composite - mode of operation).

Video amplification is provided by M1, with the gain set by Contrast control VR1, and the video signal drives the crt cathode via C22/D9 and a 1k flashover protection resistor.

The frame timebase is based on IC1 with hybrids M2 and M3, control of vertical amplitude and linearity being provided by VR2, VR3 and VR4. Frame flyback blanking is fed from IC1 pin 3 to M1 pin 6. The frame circuit operates from the boosted supply at IC1 pin 2, derived from the line output transformer, T1.

The line timebase is a Hartley oscillator utilizing M4, L1 and C13, with horizontal hold control VR5. A rectangular pulse at M4 pin 1 is ac-coupled to line output transistor VT1. Primary of the line output transformer is connected to D3 and D4 to provide the boosted rail supply for the frame timebase (referred to in the previous paragraph).

B.3 NEVIN CRT DRIVE BOARD - COMPONENTS LIST

Ref	Value	Tol(%)	Rating	Туре	Supplier & Type No.
R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12	100k 5k6 5k6 10k 100k 10k 1k2 22R 82k 10k 1k8 470R	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0.33W 0.33W 0.33W 0.33W 0.33W 0.5W 0.33W 0.33W 0.33W 0.33W	Film Film Film Film Film Film Film Film	Mullard SFR25 Mullard SFR30 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25 Mullard SFR25
R13 R14 R15 R16	33R 150k 10k (See o	2 2 2 2 2 1iodes)	0.33W 0.33W 0.33W	Film Film Film	Mullard SFR25 Mullard SFR25 Mullard SFR25
R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27	270k 68k 39k 5k6 3R3 220k 1M8 1R0 5k6 Not fi (Link)	2 2 2 2 2 2 2 2 2 2 tted	0.33W 0.33W 0.33W 0.33W 0.33W 0.33W 0.33W 0.33W	Film Film Film Film Film Film Film Film	Mullard SFR25
R28 R29 R30 R31 R32 R33 R34 R35	47R 47R 1k2 10k 47R 1k Not fi 820R	2 2 2 2 2 2	0.33W 0.33W 0.33W 0.33W 0.33W 0.33W	Film Film Film Film Film Film	Mullard SFR25
R42 R43	39k 12k	2 2	0.33W 0.33W	Film Film	Mullard SFR25 Mullard SFR25
R54 R55 R56 R57	12R 1kO Not fit 2R2	2 2 tted 5	0.33W 0.33W 2.5W	Film Film Wire Woun	Mullard SFR25 Mullard SFR25
LK10	10R	2	0.33W	Film	Mullard SFR25
RV1 RV2 RV3 RV4 RV5 RV6 RV7	10k 10k 100k 220k 100k 2M2 1k0 100k	Phase Line Hold Frame Hol Height General L Focus Contrast Brillianc	d inearity	Preset Preset Preset Preset Preset Preset Preset	Piher PT10V

Support and Service

U.K.

Farnell Instruments Ltd Sandbeck Way, Wetherby, West Yorkshire, LS224DN

Tel 0937 581961 Sales Fax 0937 586908 Sales Telex 557294

Tel 0937 585215 Service Fax 0937 586907 Service

U.S.A.

Wayne Kerr Inc. 600 West Cummings Park, Woburn, Massachusetts 01801 U.S.A.

Tel 617 938 8390 Fax 617 933 9523 Telex 6817257

Germany

Wayne Kerr GmbH, Domstasse 58-62, D6050 Offenbach/Main, Frankfurt, West Germany

Tel 069 810778 Fax 069 8002249 Telex 4185470